

LABenson

# Repertoire Cards – 24 bits

## **INTRODUCTION**

Programmers, field service engineers, test technicians, and design engineers all used pocket sized repertoire cards as a quick reference when trouble shooting hardware or when debugging software. As the VIP Club IT Legacy committee has been collecting documents, hardware artifacts, and career summaries; many repertoire cards have also been donated. This paper shows and discusses several repertoire card types for 24-bit computers and the sequence of these machines.

#### **MAGSTEC - TRANSTEC**

Take a look at the Transtec II and Magstec II card image at the right. In the middle, bottom is a small section labeled MACHINE CHARACTERISTICS. The 6 bit function code **F**, the 6 bit shift code **K**, and the 12 bit address code **S** make these two computers 24-bit Instruction Set Architecture (ISA) machines. The 12 bit addressing makes the immediate memory size 4,096 words. The other sections of this card lists the paper tape punch and print character codes.

Harry Wise<sup>1i</sup> wrote:

- 1. "Transtec I and Magstec I were test beds for transistor and magnetic core logic. They were not computers but a rack of self testing logic.
- Transtec II and Magstec II were 24 bit stored program computers. Each had 4,096 words of core memory. They were program compatible. They could be considered a follow on to the 24 bit Atlas/1101 vacuum tube computers. They remained around the plant for years being used for all sorts of things."



Warren Burrell<sup>ii</sup> wrote: "Several engineers [including myself] did try to graphically create values for the comparisons between magnetic logic and transistor logic after the tests and decisions had been made. The graphic showed a later ascendency of transistors though time. The two curves were very close for a period before the transistor gradually forged ahead."



LABenson

Thus, transistor circuits became the normal design base instead of magnetic circuits. A genealogy chart excerpt below shows the chronological relationship of these two machines to other early ERA and UNIVAC computers. Their repertoire link back to the 24 bit ATLAS machine is not shown as that classified machine wasn't included UNIVAC documents until the mid 70's.



On this chart, the number in parenthesis after the computer name indicated the quantity built, however there was incomplete data available, for example there were five Goldberg units built and three 1102 computers [a 30-bit machine] delivered to the US Air Force at Arnold Research Center, see Warren Burrell's article on the People, A-B web site page. Above the 1103 [a 36-bit machine] is an unlabeled computer, the 1103A also called the Univac Scientific – 16 of those were built and delivered. The 1103 machines had a combination of rotating drum and core memories.

This author does not know the specific relationship of the Tactical Air Command Systems computers which are shown as preceding the Transtec/Magtec test machines. The Transtec instruction repertoire is listed on the other side of the repertoire card as shown on the next page.



LABenson

Some of the symbols used on the repertoire card are:

- A is the 24 bit accumulator register,
- **Q** is the 24 bit quotient register,
- (A) represents the contents of the accumulator,
- (Y) is the 24 bit contents of memory address S as noted on the other side of the card,
- **Y**<sub>R</sub> is a 12-bit operand of some instructions, the **S** bits of the instruction, and
- **P** is the 12 bit program address counter, incremented by 1 after fetching an address.

Thus, the first instruction, 10 ADD, adds the contents of memory address **Y** to the contents of the accumulator **A**, leaving the left shifted results in the accumulator. Three variations of the ADD are the ADD REPLACE, the ADD CONSTANT, and the ADD LOGICAL instruction. The COMPLEMENT instructions would 'in effect' change a

	REFERIOIRE OF INSTRUCTIONS	
10 AC	$D. \dots A , [A]_{LC}^*$	
II SU	$ BTRACT\dots(A)-(Y) \longrightarrow A, [A]_{LC}$	
12 AL	DD REPLACE $(A) + (Y) \rightarrow A$ , $[A]_{LC}$ , $(A)_{f} \rightarrow Y$	
15 50	D CONSTANT	
15 SU	$PTPACT CONSTANT (A) = Y_{$	
16 00	MPI FMENT $\Delta$ $(\Delta)' \rightarrow \Delta$	
17 CC	$MPLEMENT \ Q, \ldots, (Q)' \longrightarrow Q$	
20 ST	ORE A	
21 ST	ORE Q $[Q]_R \longrightarrow Y$	
26 AD	DRESS SUBSTITUTE $(A_R) \longrightarrow Y_R$	
27 AC	D LOGICAL $(A) + L(Q(Y) \rightarrow A, [A]_{LC}$	
30 SC	ALE FACTOR $[AQ]_L$ , SENSE (K) = 0 OR $A_{23} \neq A_{22}$ , (K) $\rightarrow$ YR	
JI EN	TER O $X \rightarrow 0$ [O]	
32 EN	$\frac{11}{12} R = 0, LOILC$	
34 LC	AD A(Y) $\rightarrow$ A [A]	
35 SH	IFT STORAGE	
36 RE	PLACE ADD $(Y) + 2^{K} \rightarrow Y$	
37 LC	AD LOGICAL $L(Q)(Y) \longrightarrow A$ , [A] LC	
40 ST	OP STOP, JUMP TO Y	
41 OF	TIONAL STOP STOP (OPT), JUMP TO Y	
42 ZE	RO JUMP LAUJR, IF (A) = 0 JUMP TO T	
43 NE	GATIVE JUMPIF (A) < 0 JUMP TO Y FAOT	
44 PC		
46 JU	MP	
47 RE	TURN JUMP (P) YR, JUMP TO Y+1	
50 MI	JLTIPLY.**	
51 DI	VIDE **	
60 IN	$PUTQ_L, INPUT \longrightarrow Q_{05} - Q_{00}, (Q) \longrightarrow Y$	
61 AS	SEMBLE INPUT	
62 OL	$ TPUT(Y) \rightarrow Q, [Q]_{LC}, Q_{O5} - Q_{O0} \rightarrow OUPUT$	
63 EX	TERNAL FUNCTION PERFORM EXT FUNCTION INDICATED BY	
	.05 .00	
*[A] <sub>LC</sub>	DENOTES CONTENTS OF A REGISTER SHIFTED LEFT BY K BIT POSITIONS. SHIFT COUNT K MUST BE PROGRAMMED.	
**	MULTIPLICATION AND DIVISION ARE LIMITED TO USE OF POSITIVE	
	NUMBERS ONLY. SHIFT COUNT K MUST BE PROGRAMMED.	
-		

positive number to negative or vice versa. The ADD LOGICAL is unique in that it used the bit pattern 'preloaded' in the **Q** register as a mask to combine specific bit fields of **A** and **Y**. A common slang term for this type of operation was 'bit fiddling.' The **A** and **Q** registers become a 48-bit register for the MULTIPLY and DIVIDE instructions.

Branch Instructions: Instructions 42 and 45 test the content of a register, if no bits are set, load **P** with **Y**<sub>R</sub>. If any bit is set, the next instruction comes from the already incremented **P** register. Instructions 43 and 44 are used to test the positive or negative result of the previous operation. This is where mathematicians get involved! In a fixed length machine, the left most bit of the accumulator is used as the sign bit, i.e. a 0 means positive number and a 1 means a negative number. With this said, there are 23 bits of accuracy in this machine. If two positive numbers are added and the 'carry' results in a 1 in the 24<sup>th</sup> bit – the result is an 'overflow' which must be dealt with within the logic of the software program. Op code 30, SCALE FACTOR, is also used to determine unique register conditions as it tests whether the **A** register bits 22 and 23 are not equal to each other.



LABenson

Instruction code 47, RETURN JUMP, provides the main stream program with the capability of using sub-routines and returning back to the place calling the subroutine. Instruction code 63, EXTERNAL FUNCTION, is used to control the Flexo-writer input and output modes as well as the high speed punch.

### **UNIVAC 1824 COMPUTER**

The 1824 was a space-borne version of the Athena rocket/missile guidance computer. As we look at the card image below we first see a 16 bit instruction word format. Five bits for the function code (f), two bits for the index register (B tube) selection, one bit as an extension (x) selector, and eight bits (Y) as the operand or operand address selector.

The second item on the card is the Indirect input/output word format, 12 bits for the 'Channel Selection, three unused bits then an x bit and 8 bits for data address. The x bit and 8-bits for Data Address appear to line up with the operand fields of the instruction word format. At the top right of the card are the Type C I/O Channel Assignments. The channel column has up to four 8ctal characters, the same number of bits as the Indirect input/output word format. These channels provide the computer (programmer) access to discrete, digital to Analog conversions, and holding registers.





LABenson

The Special Address Assignments are listed next on the left of this side of the card. The left column of this table show five octal characters, 15 bits which would imply 32k of memory. The address assignments listed imply that these are in a Random Access Memory, else the program couldn't function.

The obverse side of the card lists the instructions. There are a couple things of significance shown on this card compared to the older Transtec card. The Symbolic code gave the programmer to write ENT as a mnemonic for the action to enter a register with a value or the contents of an address. I personally remember in early 1964 when Ken Van Duren and John Heideman were developing the AS-1 assembler to interpret the symbolic codes from punched cards then generate executable octal code which would be punched onto paper tape for loading into machines.

Another column shows the execution time of of each instruction. Note that these are all in increments of 4 microseconds. The simplest instruction is the 34 code, STR Y->X which takes the 8-bit operand from the right of the instruction and places it into the extension register. 8 microsecond instructions take two memory cycles, one to fetch the instruction and one to fetch and act upon the operand. The small print below states that the instructions which have a **B** in the B column take an extra 4 microseconds because the contents of the designated B register must be fetched from memory.

		~			INSTRU	CTION	A C	PE		DIR	E			
	F	В	X	SYMBOLIC	FUNCTION	TIME µsec.			F	В	X	SYMBOLIC	FUNCTION	TIME μsec.
	12	В	0	ENT-BN-Y	(Y)→B <sup>b</sup>	12		-uc	04	В	Х	NSK.Y	Skip if (Y)<0	8
	12	B	1	ENT-BN-Y	Y→B <sup>b</sup>	8		ZΣ	06	B	X	ZSK•Y	Skip if (Y)=0	8
2H	13	S	X	ENT-SPN-Y	(Y)→SP <sup>b</sup>	12	I N	ng	10	0	X	DEC-Y-SK	$(Y)_{-1} \rightarrow Y$ , Skip if $(Y) < 0$	12-16
ILI	25	В	X	ENT.A.Y	(Y)→A	8		lityi	10	1	X	INC.Y.SK	$(Y)+1 \rightarrow Y$ , Skip if $(Y)<0$	12-16
	27	В	Х	ENT-Q-Y	(Y)→Q	8		Mod	10	2	X	RAD.Y.SK	$(Y)_+(A) \rightarrow Y$ , Skip if $(Y) < 0$	12-16
	35	В	0	ENT-X-Y	(Y) <sub>18-23</sub> →X Register	8		-	00	B	P	GIPAY	V Paur	4
	35	В	1	ENT•X• Y	Y→X Register	4		.p	01	B	Y	LIP.V	(Y) -15 (Y) -15	8
	10	3	Х	CLR.Y	Zeros-Y	12		ICOL	02	P	P	DIP.V	V-P	4
RE	24	В	X	STR-A-Y	(A)→Y	8	W	5	02	R	Y	RIP.V	P 1 10 (Y) P	12
STO	26	В	X	STR-Q-Y	(Q)→Y ·	8	=	·	05		~	101.01	1+1-10, (1/9-23-11-15	16
	34	В	X	STR-X-Y	(X)→Y	8		pud.	05	B	P	NJP•Y	If (A)<0, $Y \rightarrow P_{7-15}$	4
	11	0	X	DEC.Y	(Y)_1->Y	12		ŭ	07	B	P	ZJP•Y	If $(A)=0$ , $Y \rightarrow P_{7-15}$	8
	11	0	X	INC.Y	$(Y) + 1 \rightarrow Y$	12			30	0	1	XCH•0**	$(A) \rightarrow Q, (Q) \rightarrow A$	12
	11	2	X	RAD-Y	(Y)+(A)→Y	12			31	B	X	SCF-Y	Scale (AQ), (K) $\rightarrow$ Y <sub>19-23</sub>	12-5
2	20	В	X	ADD-AO-Y*	$(A0)+[(Y+1), (Y)] \rightarrow A0$	12			32	B	0	RSH•Y	Shift (AQ) right by (Y)19-23	12-5
AET	21	В	X	ADD-A-Y	$(A)_{+}(Y) \rightarrow A$	. 8	HS		32	0	1	RSH• Y	Shift (AQ) right by Y	8-4
H	22	В	X	SUB-AO-Y*	$(AO) - [(Y+1), (Y)] \rightarrow AO$	12			33	B	0	LSH.Y	Shift (AQ) left by (Y)19-23	12-5
ARI	23	В	x	SUB-A-Y	$(A)_{-}(Y) \rightarrow A$	8			33	0	1	LSH• Y	Shift (AQ) left by Y	8-4
-	30	1	1	SOR-0**	$\sqrt{(A)} \rightarrow 0, R \rightarrow A$	192	-		11	3	X	1110.Y	Undate Incr. Register Y	12
	36	В	X	MPY-Y	$(A)(Y) \rightarrow AQ$	44-92			14	C	C	OUT-CN-Y	(Y) → Output Channel C	8
	37	В	X	DIV-Y	$(AQ)$ $\div$ $(Y) \rightarrow Q, R \rightarrow A$	128	9	,	15	C	C	INP.CN.Y	Input Channel C->Y	8
ن	30	0	0	1 GP=0**	L(A)(0)→A	8	-		16	B	X	OUT.Y	Output according to (Y)	12
MIS	30	1	0	STP-N	Stop if switch N is set	8			17	B	X	INP.Y	Input according to (Y)	12
*Y n *0 in -a -ir	S: nust sp ndicate 24-bit ndicate ficatio	pecify a es no o accum es B bir n B=	an eve peranc julator ts may 1, 2, 0	n address. 1 required. register. r be used to select 1 or 3 for mod _ B=0	C-indicates B=2, X=0 - P-indicates Q-a 24-bit q	B and X bits C=5; B=1, B or X bits uotient regis	s used to X=0C used as p ster.	designat =6; B=0 art of op	e I/0 c , X=1 erand	channe C_7 Y.	I. 7.	S—indicates 2, or 3. X—indicates tion. X=1 usu AQ—a 48-bit	B bits used to select special reg X bit used for extension register e mod. X=0 no mod. double precision accumulator.	ister 0, modifi

4<sub>u</sub>s to time



LABenson

The other thing that we see on this card is that the **A**ccumulator is 24 bits as is the **Q**uotient register. The Divide and Multiply Instructions as well as a couple of the shift instructions use these two as a 48 bit register.

The use of only 8 bits for Y (address) of most instructions only provides a 256 word range which means that the extension register provides the more significant bits of addresses, pointing toward selected blocks of memory.

# **UNIVAC TITAN III Missile Guidance COMPUTER (MGC)**

A variation of the 1824 computer is the Titan computer. The instruction word format side of the repertoire card is quite similar however the input/output channel assignments are different and the programmable addresses table indicates locations of Non-Destructive Read Out addresses. (NDRO)

SPECIAL ADDRESS ASSIGNMENTSMGC 1/D CHANNEL ASSIGNMENTSOD000BOX No. 0 (Not for operand modification)OD000BOX No. 2OD000OD000Special Register No. 2OD000OD0000Special Register No. 2OD0000OD0000OD0000Parallel and Discrete Data from GSEOD001OD0010P Storage for Real Time InterruptOD0010OD0010P Storage for Real Time InterruptOD0000OD0000OD00000OD000000000000000000000000000000000000	0 1 2 F	3 4 5 6 7 8 9 B X	10 11 12 13 Y	14 15	0 1	1 2 3 4 Cha	4 5 6 7 8 9 10 11 12 13 14 15 16 17 annel Selection Not Used X	7 18 19 20 21 3 Data Address
ADDRESS00000B BOX No. 0 (Not for operand modification)00001B BOX No. 100002B BOX No. 200003B BOX No. 200004Special Register No. 000005Special Register No. 100006Special Register No. 300007Special Register No. 300008Special Register No. 300009Special Register No. 300001P Storage for Aternal Interrupt00016P Storage for Aternal Interrupt00017P Storage for Aternal Interrupt00016P Storage for Aternal Interrupt00017P Storage for Aternal Interrupt00016RTI Entrance addresse00107P Storage for Aternal Interrupt0020-00237TM data storage addresses00300-0027A $\rightarrow b$ C data Input addresses004016RTI Entrance Address004016RTI Entrance Address004016RTI Entrance Address004017External Interrupt005D $\rightarrow A$ 2.8 bit commands (12.8.2.3 & 4.5 & 6.6)005D $\rightarrow A$ 2.8 bit commands (12.1.4 & 2.15)005D $\rightarrow A$ 2.8 bit commands (12.1.4 & 2.15)005N $= 0$ (MU Data)N+2G (MU Data)N+3U(IMU Data)N+4(MU Data)N+5W(IMU Data)N+6MDO Assignment +3N+7MOL Assignment +3 <th>5</th> <th>SPECIAL ADDRESS ASS</th> <th>GNMENTS</th> <th></th> <th></th> <th>M</th> <th>GC I/O CHANNEL ASSIGNN</th> <th>IENTS</th>	5	SPECIAL ADDRESS ASS	GNMENTS			M	GC I/O CHANNEL ASSIGNN	IENTS
00000         B B0X No. 1         D1-5 $A \rightarrow D$ Data           00001         B B0X No. 2         D1-6         D0-6         Feedback and (TM) Timing Data           00002         B B0X No. 2         D1-7         Parallel or Discrete Data (VEOS)           00004         Special Register No. 0         D1-7         Parallel or Discrete Data (VEOS)           00005         Special Register No. 2         Feedback         D1-7           00007         Special Register No. 3         D0-6         Fight Discrete Data from GSE           00007         Special Register No. 3         D0-6         Fight Discrete Data from GSE           000017         P Storage for Return Jump         D0-6         Fight Discrete Data from GSE           00017         P Storage for Return Interrupt         D0-6         Fight Discrete S-23           00200-00237         TM data storage address         D0-6         Fight Discrete S-23           00200-00237         TM data storage address         D0-6         Fight Discrete S-23           00200-00237         M data storage address         D0-6         Fight Discrete S-23           00200-00237         M data storage address         D0-6         Fight Discrete S-23           00200-00237         M data storage address         D1-1         Fight Discrete S-23	ADDRESS					CHANNE	L FUNCTION	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	00000 00001 00002 00003 00004 00005 00006 00006	<ul> <li>BOX NO. 5 (No. 1)</li> <li>BOX NO. 1</li> <li>BOX NO. 2</li> <li>BOX NO. 3</li> <li>Special Register NO. 0</li> <li>Special Register NO. 2</li> <li>Special Register NO. 2</li> <li>Special Register NO. 3</li> </ul>	incation)		INPUT	UI-5 DI-6 DI-7 II-0 II-1 II-2 II-4 II-5 II-9	A → D Data D0-5 Feedback and (TM) Timing Data Parallel or Discrete Data (VECOS) Flight Discretes 24-36 Feedback MGAG Data IMU Number Gemini Data Parallel and Discrete Data from GSE	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	00010 00016 00017 00200-00237 00300-00377 04016 04017 47777	<ul> <li>P. Storage for Neal Time Interrupt</li> <li>P. Storage for Neal Time Interrupt</li> <li>P. Storage for External Interrupt</li> <li>TM data storage addresses</li> <li>A. → D data input addresses</li> <li>RTI Entrance address</li> <li>External Interrupt entrance address</li> <li>Master-Clear Entrance Address</li> </ul>	A A	1	DUTPUT	D0-5 D0-6 I0-0 I0-1 I0-2 I0-3 I0-4 I0-5 I0-6	Telemetry Data Internal MGC Discretes Flight Discretes 0:23 Flight Discretes 24:35 MGACG Data plus Flight Discrete 36 $D \rightarrow A$ 3-8 bit commands (12 8, 2; 3, 8, 4; 5, 8 GSL/MUL Display only $D \rightarrow A$ 2-8 bit commands (10; 11, 8, 12) $D \rightarrow A$ 2-8 bit commands (10; 11, 8, 12)	; 6)
ADDRESS         ASSIGNMENT         BITS           N* 		INCREMENTAL IN	PUTS			10-7 10-8	$D \rightarrow A 2.8$ bit commands (13; 14 & 15) $D \rightarrow A 2.8$ bit commands (16; 17)	
N+1         B(IMU Data)         (S+2)           N+2         X (IMU Data)         (S+2)           N+2         X (IMU Data)         (S+2)           N+3         U(IMU Data)         (S+5)           N+4         V(IMU Data)         (S+5)           N+5         W(IMU Data)         (S+5)           N+6         MOL Assignment #1         (S+5)           N+7         MOL Assignment #2         (S+5)           N+11         MOL Assignment #3         (S+5)           N+12         MOL Assignment #4         (S+5)           N+11         MOL Assignment #2         (S+5)           N+12         MOL Assignment #2         (S+5)           N+11         MOL Assignment #4         (S+5)           N+13         MOL Assignment #6         (S+5)	ADDRESS		and a state of the	BITS		10-9	GSE Command Selection GSE Punch/Printer/Function Register	
N+2         6 (IMU Data)         (S+2)           N+3         U(IMU Data)         (S+5)           N+4         V(IMU Data)         (S+5)           N+5         W(IMU Data)         (S+5)           N+6         MOL Assignment #1         (S+5)           N+7         MOL Assignment #2         (S+5)           N+11         MOL Assignment #3         (S+5)           N+12         MOL Assignment #5         (S+5)           N+11         MOL Assignment #5         (S+5)           N+13         MOL Assignment #6         (S+5)           N+13         MOL Assignment #6         (S+5)           N+13         MOL Assignment #6         (S+5)	N+1	β(IMU Data)		(S+2) (S+2)		10-11	GSE Keyset Register Data/Input Acknowledge	e
N.4         V(IMU Data)         (S+5)           N+5         W(IMU Data)         (S+5)           N+6         MOL Assignment #1         (S+5)           N+7         MOL Assignment #2         (S+5)           N+10         MOL Assignment #3         (S+5)           N+11         MOL Assignment #3         (S+5)           N+12         MOL Assignment #4         (S+5)           N+13         MOL Assignment #5         (S+5)           N+13         MOL Assignment #6         (S+5)	N+2 N+3	δ (IMU Data) U(IMU Data)		(S+2) (S+5)		Me	C PROGRAMMABLE ADDRI	ESSES
N+6         MOL Assignment #1         (S+5)         00000-00377         04010-05007         24010-25007         44010-450           N+7         MOL Assignment #2         (S+5)         00405-00770         05020-06017         25020-26017         45020-460           N+10         MOL Assignment #3         (S+5)         00405-00770         06020-06017         25020-26017         45020-460           N+11         MOL Assignment #4         (S+5)         07040-10737         27040-30737         47040-50           N+13         MOL Assignment #6         (S+5)         10750-11747         30750-31747         50750-517           N+13         MOL Assignment #6         (S+5)         11760-12757         31760-32757         51760-527	N +4 N +5	V(IMU Data) W(IMU Data)		(S+5) (S+5)	VAF	DRO	NDRO CONSTANTS OR INSTRUCTIONS	NDRO
N+14 (ZKC) Precision Reference Counter (S+5) 12/70-13767 32770-33767 52770-537	N+6 N+7 N+10 N+11 N+12 N+13 N+14	MOL Assignment #1 MOL Assignment #2 MOL Assignment #3 MOL Assignment #5 MOL Assignment #6 (2KC) Precision Reference Counter		(S+5) (S+5) (S+5) (S+5) (S+5) (S+5) (S+5) (S+5)	000	00-00377 05-00770	04010-05007 24010-25007 05020-06017 25020-26017 06030-07027 26030-27027 07040-10737 27040-30737 10750-11747 30750-31747 11760-12757 31760-32757 12770-13767 32770-33767	44010-4500 45020-4601 46030-4702 47040-5073 50750-5174 51760-5275 52770-5376

The Instruction Repertoire side of the TITAN III card isn't shown here because it is virtually identical to the previously shown 1824 card.



# **UNIVAC Type 1224**

The 1224 computer was developed for one of the 'Agencies' with a lot of bit fiddling instructions typically used in cryptology. There are 6 variations of the instruction word format, no divide!

1224	A COM	PUTI	R REPERTOIRE OF
			INSTRUCTIONS
			1224 ORDER CODES
00 01 02	LGN	B-I, I NBI	Select stop Logical Negation (Complement A) (A) $\rightarrow$ A <sub>1</sub> Transfer on FF (FF Jump) if FF set NI = (P)
03	TSR	NBI	FF not set NI = (Y) Transfer to Subroutine (Return Jump); (P) $\rightarrow$ I <sub>(0 = 13)</sub> , NI = (Y)
04	TRX	NBI	Transfer on Index (Index Jump) if: $(I_t) = 0$ NI = (P) (C) $(I_t) = (P)$
05	TAX	NBI	$\begin{array}{l} (t_f) \neq 0  (t_f) = 1 \rightarrow s_{1f_f}  \text{and}  u = (1) \\ \text{Transfer and Augment Index, if:}  (I_f) = 0  \text{NI} = (P) \\ (t_f) \neq 0  (t_f) + 1 \rightarrow I_f, \end{array}$
	00 D/N		$\& (I_A)_i + 1 \rightarrow I_{A_f} \& NI = (Y)$
06	SA D/N	S	Left, End Off Locumulator, Shift by Y T1 Left End Off Locumulator, Shift by Y T2
06	SL D/N	SE	Left, End Off Accumulator to Index (Long), Shift by Y T3 External Function
10	CLR	B-I, I B-I I	Clear Memory Address Y, $\emptyset \rightarrow Y_{f}$ Store A. (A) $\rightarrow Y$
13 14	RPA TRU	B-I, I B-I, I	Replace Address, $(A_{0-13})_i \rightarrow Y_{0-13} \& (Y_{14-23})_i = (Y_{14-23})_i$ Transfer Unconditional (Jump) NI = (Y)
15	TRA	B-I, I	Transfer on Accumulator (Sign Jump): $A > 0$ ; $NI = (Y)$ A < 0; $NI = (P) + 1$
16	TRD	B-1, I	A = 0; NI = (P) Transfer if Different (Jump), $A_{24} \neq A_{23}  NI = (Y)$
20	EXC	B-I, I	Exchange, $(A)_i \rightarrow Y_f$ and $(Y)_i \rightarrow A_f$
22 23	ADO	B-1, 1 B-1, 1	And one to memory, $(Y_{j} + 1) \Rightarrow Y_{f}$ Add if Different, if $A_{23} \neq A_{24}$ $(Y)_{i} + 1 \Rightarrow Y_{f}$
24 25	RCA ERC	B-I, I B-I, I	Repeat Clear Add, $(x) \rightarrow Cw_1$ End Repeat Count, $(Cw_1) \rightarrow Y_1$
26 26	SRC STX	B/I B/I	Store I <sub>0</sub> , (iii) $\rightarrow$ x <sub>0-4</sub> at 0 s to x <sub>5-23</sub> Store Index, (i) $\rightarrow$ X
27 27	LRC	B/I B/I	Load Index, $(Y) \rightarrow I$
30	ADD	B-1, 1 B-I, I	Add, $(A)_i + (Y) = A_i$
32 33	COM	B-1, 1 B-1, I	Compare (Threshold Jump) (A) = (Y) & NI = (P + 2) (A) > (Y) & NI = (P)
34	LGA	B-I, I	(A) < (Y) & NI = (P + 1) Logical Add, (A) <sub>1</sub> $\bigoplus$ (Y) $\rightarrow$ A <sub>1</sub>
35 37	LGM HLD	B-I, I	Logical Multiply (Mask), (A) <sub>i</sub> (X) (Y) $\rightarrow$ Af Hold (For Debug)
	FF DESIGNAT	IONS	WORD FORMATS
00 1	End of magnetic	tape outpu	it RS/S OP E I A
01 1	MT Tape busy I MT Parity error	NRS/S RS/S	5 5 5 9 B-I
03 1 04 1	MT Read NRS/S MT Input overflo	S ow RS/S	OP I A
05 4	A24 NRS/S Console switch i	nput RS/S	5 5 <u>14</u> I
07 1 10 4	Keyboard input AUX Comp initia	RS/S ate NRS/S	OP B or I Operand I A
11 12	AUX out busy NAUX input busy	RS/S NRS/S	OP Operand I A
14 1	RCA FF N Type/PT in FF	NRS/S	5 5 14 NBI
16	Type/PT out FF	NRS/S	OP I Type D/N Blank Shift Count
			5 5 2 1 6 5 S
			OP Device Blank Designator



Established in 1980

## An IT Legacy Project Paper

LABenson

The obverse side of shows codes for the input/output devices as well as for the assembler.



We'd welcome user inputs for more information about the 1224 machines and their applications. I do know that Don Mager led the 1224 machine logic design and that Dick Erdrich did most of the factory test programming. Ernie Lantto managed the 1224A hardware upgrades. Thanks, *LABenson* 

<sup>&</sup>lt;sup>i</sup> See <u>http://vipclubmn.org/Computers.html#Comments</u>, page 50 of our anthology.

<sup>&</sup>lt;sup>2</sup>See <u>http://vipclubmn.org/Articles/PreATHENA.pdf</u>,