



**UNIVAC MTC**  
**REPERTOIRE OF INSTRUCTIONS**

CODE (Octal) f	INSTRUCTION	DESCRIPTION	Time μsec.
01	Right SHIFT,Q	Shift (Q) Right by Y	1.8
02	Right SHIFT,A	Shift (A) Right by Y	1.8
03	Right SHIFT,AQ	Shift (AQ) Right by Y	1.8
*04	Compare A .Q .AQ	Compare Y with A, Q or A & Q; A..A <sub>f</sub>	1.8
05	Left SHIFT,Q	Shift (Q) Left by Y	1.8
06	Left SHIFT,A	Shift (A) Left by Y	1.8
07	Left SHIFT,AQ	Shift (AQ) Left by Y	1.8
10	ENTER,Q	Y→Q	1.8
10	CLEAR,Q	Q→Q	1.8
11	ENTER,A	Y→A	1.8
11	CLEAR,A	Q→A	1.8
12	ENTER,B*	Y→B <sub>f</sub>	3.6**
12	CLEAR,B*	Q→B <sub>f</sub>	3.6**
12	NO Operation	Q→B <sub>f</sub> (do nothing operation)	3.6**
*13k0	External-COMmand,C..W(Y),MONITOR	(Y)→C	3.6
*13k1	Excom-COMmand,C..W(Y),MONFORCE	(Y)→C (use on CP-642A equipment)	3.6***
*13k2	External-COMmand,C..W(Y)	(Y)→C	3.6
*13k3	External-COMmand,C..W(Y),FORCE	(Y)→C (use on CP-642A equipment)	3.6***
14	STORE,Q	(Q)→Y	1.8
14k0	Complement,Q	Q'→Q	1.8
15	STORE,A	(A)→Y	1.8
16	STORE,B*	(B <sub>f</sub> )→Y	1.8
*17k0	Jump-P,Y,C..COMACTIVE	Jump to Y if external buffer active	3.6
*17k1	Jump-P,L(Y),C..COMACTIVE	Jump to (Y), if external function active	3.6
17k2	STORE,C..W(Y),FORCE	Force C→(Y) - (abnormal test mode)	3.6
*17k3	STORE,C..W(Y)	(005020..j)→(Y)	3.6
20	ADD,A	(A) . Y→A	1.8
21	SUBtract,A	(A) . Y→A	1.8
22	MULtiply	(Q)Y→AQ	7.2*
*23	DIVide	(AQ) Y→Q ; R→A <sub>f</sub>	12.6*
*23k7	Square Root	√ Q→Q ; remainder→A	7.2*
24	RePLace,A-Y	(A) . (Y)→Y&A	3.6
25	RePLace,A-Y	(A) . (Y)→Y&A	3.6
*26	ADD,Q	(Q)+Y→Q	1.8
*27	SUBtract,Q	(Q)-Y→Q	1.8
30	ENTER,Y-Q	Y-Q→A	1.8
31	ENTER,Y-Q	Y-Q→A	1.8
32	STORE,A-Q	(A)+(Q)→Y&A	3.6
33	STORE,A-Q	(A)-(Q)→Y&A	3.6
34	RePLace,Y+Q	(Y)+(Q)→Y&A	3.6
35	RePLace,Y-Q	(Y)-(Q)→Y&A	3.6
36	RePLace,Y+1	(Y)+1→Y&A	3.6
37	RePLace,Y-1	(Y)-1→Y&A	3.6
*40	ENTER,LP	L(Y 0)→A	1.8
41	ADD,LP	(A)+L(Y 0)→A	1.8
42	SUBtract,LP	(A)-L(Y 0)→A	1.8
43	COMPARE,MASK	(A)-L(Y 0)sense(j); A.+1 Y(Q); (A).-1(A)	1.8
*44	RePLace,LP	L(Y 0)→Y&A	3.6
45	RePLace,A+LP	(A)+L(Y 0)→Y&A	3.6
46	RePLace,A-LP	(A)-L(Y 0)→Y&A	3.6
47	STORE,LP	L(A)Q→Y ; (A).-1(A)	1.8
50	SELECTive-SET	Set (A), for Y <sub>f</sub> -1	1.8
51	SELECTive-ComPLEMENT	Complement (A), for Y <sub>f</sub> -1	1.8
51k4	ComPLEMENT,A	If Y is 77777, A→A	1.8
52	SELECTive-CLEAR	Clear (A), for Y <sub>f</sub> -1	1.8
53	SELECTive-SUBSTITUTE	Y→(A), for (Q).-1	1.8
54	Replace SE I active-SET	Set (A), for (Y <sub>f</sub> ).-1→Y&A	3.6
55	Replace SE I active-CP	Complement (A), for (Y <sub>f</sub> ).-1→Y&A	3.6
56	Replace SE I active-CL	Clear (A), for (Y <sub>f</sub> ).-1→Y&A	3.6
57	Replace SE I active-SU	(Y)→(A), for (Q).-1→Y&A	3.6
*60	JUMP (arithmetic)	Jump to Y if j-condition is satisfied	3.6**
60 0	Remove Interrupt Lockout	Enable all interrupts not locked out by SIL-EX	1.8**
60 1	Remove Interrupt Lockout Jump-P,Y	Enable interrupts and jump to Y	3.6**
*61	Jump (manual)	Jump to Y if j-condition is satisfied	3.6**
*62	Jump on-C..ACTIVE INPUT buffer	Jump to Y if C input buffer active	3.6*
*63	Jump on-C..ACTIVE OUTPUT buffer	Jump to Y if C output buffer active	3.6*

\* | Special | j and k designators

Y-The operand; Y or (Y)

\*\*Execution time is constant

\*\*\*Program held until transfer is completed.

**UNIVAC MTC**  
**REPERTOIRE OF INSTRUCTIONS**

Code (Octal) f	INSTRUCTION	DESCRIPTION	Time μsec.
*64	Return JumpP (arithmetic)	Jump to Y+1 and (P)+→Y, if j-condition is satisfied (see JP and RJP j-designators)	5.4
*65	Return JumpP (manual)	Terminate input buffer on C	5.4**
^66	<b>TERMinate-C•INPUT</b>	Enable all interrupts not locked out by SIL-EX	1.8
^66k1	Remove Interrupt Lockout-ALL	Enable external interrupts; all channels	1.8
^66k2	Remove Interrupt Lockout-External-ALL	Enable external interrupts on C	1.8
^66k3	Remove Interrupt Lockout-External-C*	Lockout all interrupts on all channels	1.8
^66k1b1	Set Interrupt Lockout-External-ALL	Lockout external interrupts; all channels	1.8
^66k1b2	Set Interrupt Lockout-External-C*	Lockout external interrupt on C	1.8
^67	<b>TERMinate-C•OUTPUT</b>	Terminate output buffer on C	1.8
^67k1	<b>TERMinate-C•COMMAND</b>	Terminate ALL buffers	1.8
^67k2	<b>TERMinate-ALL</b>	Execute NI Y times	3.6**
*70	RePeat	(B)→Y, skip NI and clear (B); (B)≠Y, advance B and read NI	3.6**
71	BSkip-B*	(B)=0, read NI; (B)≠0, (B)→B & jump to Y	3.6**
72	BJump-PB*	Buffer in on C; (Y)=00100+j	3.6**
^73	INPut-C* (without monitor mode)	Buffer out on C; (Y)=00120+j	3.6**
^74	OUTPut-C* (without monitor mode)	Buffer out on C with monitor; (Y)=00100+j	3.6**
^74k2	EXTERNAL-COMMAND-MultiWord-C•W(Y)	Buffer out on C with monitor; (Y)=00120+j	3.6**
^75	INPut-C* (with MONITOR mode)	Buffer commands out on C with monitor; (Y)=00140+j	3.6**
^76	OUTPut-C* (with MONITOR mode)	Buffer commands out on C with monitor; (Y)=00140+j	3.6**
^76k2	EX-COM-MultiWord-C•W(Y)•MONITOR	Y=Status Reg 29-bit, Lockout Class III! Interrupts and Enter Exec Mode Loc. 10	3.6
7700	Enable Executive Mode	I→Status Reg 29 bit, Remove Interrupt Lockout and Y→P	3.6
7701	Exit Executive Mode	(P)+→B? and B jump to Y ignore Indirect Addressing	3.6
7702	Load B and JumpF	Clear overflow designator, if set, and jump to Y; otherwise do NI	3.6
7703	Test Overflow Designator	Read NI from address Y, Ignore Indirect Addressing	3.6
7705	Execute Remote Instruction	Shift AQ left until A <sub>29</sub> =A <sub>28</sub> , Shift count→Y	3.6
7707	NORMALize-AQ	Y <sub>19</sub> →Breakpoint Register if switch in PROG. position	3.6
7710	Enter BreakPoint Register	Y <sub>6</sub> →Status Register bits 29-26	3.6
7711	Double length ENTR	(Breakpoint Register) Y <sub>19</sub> , Clear Y upper	3.6
7713	Enter indirect Address Designator	(Q)→Y and (A)→Y <sub>19</sub>	3.6
7714	Store BreakPoint Register	FPI(Y, Y <sub>19</sub> )FP(AQ)→AQ normalized	7.2**
7715	Double length STOr	FPI(Y, Y <sub>19</sub> )FP(AQ)→AQ normalized	7.2**
7720	Floating point ADD	FPI(AQ)→FP(Y, Y <sub>19</sub> )→AQ normalized	10.8**
7721	Floating point SUbtract	FPI(AQ)→FP(Y, Y <sub>19</sub> )→AQ normalized quotient	16.2**
7722	Floating point MULtiply	(Q)→Y and (A)→Y <sub>19</sub>	3.6
7723	Floating point DIVide	(Q)→Y and (A)→Y <sub>19</sub>	3.6
7724	Double length ADD	Y <sub>19</sub> →RT Monitor Register, enable decrementing	1.8**
7725	Double length SUBtract	Test Y <sub>19</sub> & LQ(Y) Skip or execute NI and Set Y <sub>19</sub>	3.6
7726	Set and Decrement Monitor Clock	Initiate the interrupt to other processor	1.8**
7727	Test I-O Set Flag	Y→I O interrupt assignment Status Reg.	1.8
7728	InterProcessor Interrupt	If k=0 disable if k=1 enable FP round	1.8
7740	Enter I-O Interrupt Assignment Register	Y→STATUS	1.8
^7741	Enable Floating Point Round	Y→MLO	1.8
7742k1	Enter STATUS Register	If k=0, MLO→Q <sub>30</sub> ; if k=1, MLO→Y <sub>19</sub> 0	1.8
7743k1	Enter Memory Lockout Register	If k=0 STATUS→Y; if k=1 STATUS→Y <sub>19</sub> 0 and D→Y <sub>19</sub>	1.8
^7744	Store Memory Lockout Register	I O Int. Assign. and Status Reg→Y <sub>19</sub> 0 and D→Y <sub>19</sub>	1.8
^7745	Store STATUS Register	Y <sub>19</sub> →SR	1.8
7746	Store I-O Interrupt Assignment Register	Y <sub>19</sub> →Input SR-Channel	1.8
7760	ENTER SR- (n=0, 1 or 2)	Y <sub>19</sub> →Output SR-Channel	1.8
^7761	ENTER SR-C•Y•INPUT	Y <sub>19</sub> →External Function SR-Channel	1.8
^7762	ENTER SR-C•Y•OUTPUT	Enable Input Channel j COM	1.8**
^7763	ENTER SR-C•Y•EF	Enable Output Channel j COM	1.8**
7764	Enable COM-C•INPUT	Disable Input Channel j COM	1.8**
^7765	Enable COM-C•OUTPUT	Disable Output Channel j COM	1.8**
^7766	Disable COM-C•INPUT	(SR)→Y <sub>19</sub>	1.8
^7767	Disable COM-C•OUTPUT	(SR)→Y <sub>19</sub> for Channel j Input	1.8
7770	STOr SR-m (m=1 or 2)	(SR)→Y <sub>19</sub> for Channel j Output	1.8
^7771	STOr SR-C•Y•INPUT	(SR)→Y <sub>19</sub> for Channel j External function	1.8
^7772	STOr SR-C•Y•OUTPUT	Disable 18-bit addressing mode	1.8**
^7773	STOr SR-C•Y•EF	Enable 18-bit addressing mode	1.8**
7774	Disable EXPanded memory code	Select Controller k+1; k→STATUS <sub>19</sub>	1.8**
7775	Enable EXPanded memory mode		
7776	Select I/O Controller <sup>n</sup> (n=1 or 2)		

\* Special j and ^ designators  
^—The operand; Y or (Y)

\*\*Execution time is constant

## MEMORY ADDRESS ASSIGNMENT

		NDRO Core & Chip	Input-Output- Controller	
			#II	#III
Main Memory	Program Fault Entrance	00000		
	Power Restart Interrupt Entrance	001		
	Power Tolerance Interrupt Entrance	002		
	Interprocessor Interrupt Entrance	003		
	Breakpoint Interrupt Entrance	004		
	Reserved	005		
	Reserved	006		
	Reserved	007		
	Executive Entrance	010		
	Executive Error Interrupt Entrance	011		
	Write Lockout Interrupt Entrance	012		
	Read Lockout Interrupt Entrance	013		
	Characteristic Overflow Interrupt Entrance	014		
	Characteristic Underflow Interrupt Entrance	015		
	Floating Point Divide Error Interrupt Entrance	016		
	Monitor Clock Interrupt	017		
	External Interrupt Entrance	020-037	1020-1037	
	Input Monitor Interrupt Entrance	040-057	1040-1057	
	Output Monitor Interrupt Entrance	060-077	1060-1077	
Control Memory	Input Buffer Control Register	100-117	1100-1117	
	Output Buffer Control Register	120-137	1120-1137	
	External Function Buffer Control Register	140-157	1140-1157	
Main Memory	Real Time Clock	160	1160	
Chip Memory	Index Registers	161-167		
Main Memory	Unassigned	170-177		
	ESI Input Terminate or CDM Reload		200-217	1200-1217
	ESI Output Terminate or CDM Reload		220-237	1220-1237
	ESI External Function Terminate		240-257	1240-1257
NDRO	Unassigned	260-277		
	Hardware Fault Interrupt Entrance	300		
	Hardware Fault Analysis Routine	301-377		
Main Memory	Unassigned	400-477		
	External Function Monitor Interrupt Entrance	500-517		
	External Interrupt Code Store	520-537		
	Unassigned	540-577		
	Intercontroller Timeout Interrupt Entrance	600-617		
NDRO Memory	Unassigned	620-677		
	Load Program I (Entrance—700)	700-737		
	Load Program II (Entrance—740)	740-777		
Main Memory	Unassigned	1000-1017		
	External Function Monitor Interrupt Entrance	1161-1177		
	External Interrupt Word Storage	1260-1477		
	Unassigned	1500-1517		
	Intercomputer Time-Out Entrance	1520-1537		
	Unassigned	1540-1577		
	Expanded Memory Option—Unassigned	1600-1617		
		1620-77777		
		100000-777777		

## MEMORY ADDRESS ASSIGNMENT

		NDRO Core & Chip	Input-Output Controller	
			#1	#11
Main Memory	Program Fault Entrance	00000		
	Power Restart Interrupt Entrance	001		
	Power Tolerance Interrupt Entrance	002		
	Interprocessor Interrupt Entrance	003		
	Breakpoint Interrupt Entrance	004		
	Reserved	005		
	Reserved	006		
	Reserved	007		
	Executive Entrance	010		
	Executive Error Interrupt Entrance	011		
	Write Lockout Interrupt Entrance	012		
	Read Lockout Interrupt Entrance	013		
	Characteristic Overflow Interrupt Entrance	014		
	Characteristic Underflow Interrupt Entrance	015		
	Floating Point Divide Error Interrupt Entrance	016		
	Monitor Clock Interrupt	017		
	External Interrupt Entrance		020-037	1020-1037
	Input Monitor Interrupt Entrance		040-057	1040-1057
	Output Monitor Interrupt Entrance		060-077	1060-1077
Control Memory	Input Buffer Control Register		100-117	1100-1117
	Output Buffer Control Register		120-137	1120-1137
	External Function Buffer Control Register		140-157	1140-1157
Main Memory	Real Time Clock		160	1160
Chip Memory	Index Registers		161-167	
Main Memory	Unassigned	170-177		
	ESI Input Terminate or CDM Reload		200-217	1200-1217
	ESI Output Terminate or CDM Reload		220-237	1220-1237
	ESI External Function Terminate		240-257	1240-1257
	Unassigned	260-277		
NDRO	Hardware Fault Interrupt Entrance	300		
	Hardware Fault Analysis Routine	301-377		
Main Memory	Unassigned	400-477		
	External Function Monitor Interrupt Entrance	500-517		
	External Interrupt Code Store	520-537		
	Unassigned	540-557		
	Intercontroller Timeout Interrupt Entrance	600-617		
	Unassigned	620-677		
NDRO Memory	Load Program I (Entrance—700)	700-737		
	Load Program II (Entrance—740)	740-777		
Main Memory	Unassigned	1000-1017		
	External Function Monitor Interrupt Entrance	1161-1177		
	External Interrupt Word Storage	1260-1477		
	Unassigned	1500-1517		
	Intercomputer Time-Out Entrance	1520-1537		
	Unassigned	1540-1577		
	Unassigned	1600-1617		
	Unassigned	1620-27777		
	Expanded Memory Option—Unassigned	100000-777777		