

OCTAL FORMAT			HEXADECIMAL FORMAT			CODING FORMAT			INSTRUCTION		OPERATION		SR1 BITS		
o	f	a	m	o	f	a	m						11	10	9-8
													C	OV	CC
00	0	01	00	1	ICP	a			† Initiate CP Bit		Execute the CP Bit Subtest specified by (R _a) ₇₋₀		-	-	-
00	0	02	00	2	SRM				† RAM BIT Sig to 78-7D		BIT Signature to CP Control Memory 78 thru 7D		-	-	-
00	0	03	00	3	LRM				† 78-7D to RAM BIT Sig		CP Control Memory 78 thru 7D to BIT Signature		-	-	-
00	0	04	00	4	IMP				† Initiate MP BIT		Execute maintenance panel subtest		-	-	-
00	0	05	00	5	IDS				† Initiate/Update Deadstick		Activate/reset the deadstick timer		-	-	-
00	0	06	00	6	RSCS	a			† Read Semi Conductor Memory Status Register		SCM SR → R _a		-	-	-
00	0	07	00	7	EEC				† Enable Error Correct Logic		1 → SCM SR bit 2 ⁴		-	-	-
00	0	08	00	8	DEC				† Disable Error Correct Logic		0 → SCM SR bit 2 ⁴		-	-	-
00	0	09	00	9	SEL	a			† Search Error Log				-	-	-
00	0	m	00	a	m				With m=0 A-F Illegal		Causes CP Instruction Fault Interrupt when executed		-	-	-
00	2	a	m	02	a	m			SPT a,y,m	Stack Put Top	(Y) → (R _a); (R _a) → Y		-	-	-
00	3	a	m	03	a	m			BL a,y,m	Byte Load	(Y) _{byte} → R _a		0	0	X
01	0	a	m	04	a	m			LR a,m	Load (Register)	(R _m) → R _a		0	0	X
01	1	a	m	05	a	m			LI a,m	Load (Indirect)	(Y*) → R _a		0	0	X
01	2	a	m	06	a	m			LK a,y,m	Load (Constant)	Y → R _a		0	0	X
01	3	a	m	07	a	m			L a,y,m	Load	(Y) → R _a		0	0	X
02	0	a	00	08	a	0			PR a	Make Positive (Register)	If (R _a) < 0, (R _a) → R _a If (R _a) ≥ 0, (R _a) unchanged		X	X	X
02	0	a	01	08	a	1			NR a	Make Negative (Register)	If (R _a) ≥ 0, (R _a) → R _a If (R _a) < 0, (R _a) unchanged		X	0	X
02	0	a	02	08	a	2			RR a	Round (Register)	(R _a) + (R _a + 1) 15 → R _a		X	X	X
02	0	a	04	08	a	4			TCR a	Two's Complement	0 - (R _a) → R _a		X	X	X
02	0	a	05	08	a	5			TCDR a	Two's Complement Double (Register)	0 - (R _a , R _a + 1) → R _a , R _a + 1		X	X	X
02	0	a	06	08	a	6			OCR a	One's Complement	FFFF + (R _a) → R _a		0	0	X
02	0	a	08	08	a	8			IROR a	Increase by 1 (Register)	(R _a) + 1 → R _a		X	X	X
02	0	a	09	08	a	9			DROR a	Decrease by 1 (Register)	(R _a) - 1 → R _a		X	X	X
02	0	a	10	08	a	A			IRTR a	Increase by 2 (Register)	(R _a) + 2 → R _a		X	X	X
02	0	a	11	08	a	B			DRTR a	Decrease by 2 (Register)	(R _a) - 2 → R _a		X	X	X
02	1	a	m	09	a	m			LDI a,m	Load Double (Indirect)	(Y*, Y* + 1) → R _a , R _a + 1		0	0	X
02	3	a	m	0B	a	m			LD a,y,m	Load Double (Index)	(Y, Y + 1) → R _a , R _a + 1		0	0	X
03	0	a	00	0C	a	0			ER a	Executive Return (Register)	If Class II interrupts enabled, (P) + 1 → R _a		0	0	X
03	0	a	01	0C	a	1			SSOR a	Store Status Register 1 (Register)	(SR1) → R _a		0	0	X
03	0	a	02	0C	a	2			SSTR a	Store Status Register 2 (Register)	(SR2) → R _a		0	0	X
03	0	a	03	0C	a	3			SCR a §	Store Real Time Clock Lower (Register)	(RTC) ₁₅₋₀ → R _a		0	0	X
03	0	a	04	0C	a	4			LPR a	Load P Register	(R _a) → P		-	-	-
03	0	a	05	0C	a	5			LSOR a	† Load Status Register 1 (Register)	(R _a) → SR1		-	-	-
03	0	a	06	0C	a	6			LSTR a	† Load Status Register 2 (Register)	(R _a) → SR2		-	-	-
03	0	a	07	0C	a	7			LCR a	§† Load Real Time Clock Lower (Register)	(R _a) → RTC ₁₅₋₀		-	-	-
03	0	00	10	0C	0	8			ECR	§† Enable Real Time Clock Count and Interrupt	Enable RTC Count and Overflow Interrupt		-	-	-
03	0	00	11	0C	0	9			DCR	§† Disable Real Time Clock Count and Interrupt	Disable RTC Count and Overflow Interrupt		-	-	-
03	0	a	12	0C	a	A			LEM a	§† Load and Enable Monitor Clock and Interrupt	(R _a) → MC Register; Enable Count and Interrupt		-	-	-
03	0	00	13	0C	0	B			DM §	† Disable Monitor Clock Count	Disable MC Count and Interrupt		-	-	-
03	0	a	14	0C	a	C			LCRD a	§† Load Real Time Clock Double and Enable Count (Register)	(R _a , R _a + 1) → RTC and Enable Count		-	-	-
03	0	a	15	0C	a	D			SCRD a	§† Store Real Time Clock Double (Register)	(RTC) → R _a , R _a + 1		0	0	X
03	0	00	16	0C	0	E			ECIR	§† Enable Real Time Clock Overflow Interrupt	Enable RTC Overflow Interrupt		-	-	-
03	0	00	17	0C	0	F			DCIR	§† Disable Real Time Clock Overflow Interrupt	Disable RTC Overflow Interrupt		-	-	-
03	3	a	m	0F	a	m			LM a,y,m	Load Multiple	If m ≥ a; (Y...Y + m - a) → R _a ...R _m If m < a; (Y...Y + m - a + 16) → R _a ...R _m		-	-	-
04	0	a	00	10	a	0			SQR a	# Square Root	√(R _a , R _a + 1) → R _a + 1; Res. → R _a		0	X	X
04	0	a	01	10	a	1			RVR a	Reverse Register (Register)	Reverse order of bits in R _a		0	0	X
04	0	a	02	10	a	2			CNT a	Count Ones (Register)	Number of binary ones in R _a → R _a + 1		-	-	-
04	0	a	03	10	a	3			SFR a	Scale Factor (Register)	Shift (R _a , R _a + 1) left until (R _a) ₁₅ ≠ (R _a) ₁₄ , zero fill; shift count → R _a + 1 + 1 ¹		-	-	-
04	0	a	04	10	a	4			SMC a	§ Store Monitor Clock	Monitor Clock → R _a		-	-	-
04	0	a	05	10	a	5			SQRT a	# Floating Point Square Root	√(R _a , R _a + 1) → R _a , R _a + 1		0	X	X
04	0	a	06	10	a	6			LCEP a	§† Load Clock Enable Periodic	(R _a) → RTC ₁₅₋₀ and enable interrupt; upon interrupt, (R _a + 1) → RTC ₁₅₋₀		-	-	-
04	0	a	10	10	a	8			IS	† Initialize System			0	0	0
04	0	a	11	10	a	9			IB	† Initialize Bus			-	-	-
04	2	a	m	12	a	m			QPT a,y,m	Queue Put Top	(Y) - (R _a), (R _a) → Y, if (Y) = 0 then (R _a) → Y + 1		-	-	-
04	3	a	m	13	a	m			BLX a,y,m	Byte Load and Index by 1	(Y) _{byte} → R _a 7-0, 0 → R _a 15-8 (R _m) + 1 → R _m		0	0	X
05	0	a	m	14	a	m			SBR a,m	Set Bit (Register)	1 → (R _a) _m		0	0	X
05	1	a	m	15	a	m			LXI a,m	Load and Index by 1 (Indirect)	(Y*) → R _a ; (R _m) + 1 → R _m if a ≠ m		0	0	X
05	2	a	m	16	a	m			OPB a,y,m	Queue Put Bottom	(R _a) → (Y + 1), (R _a) → Y + 1, 0 → (R _a)		-	-	-
05	3	a	m	17	a	m			LX a,y,m	Load and Index by 1 (Index)	(Y) → R _a ; (R _m) + 1 → R _m		0	0	X

(1) Count=32 for all zeros; 31 for all ones

† Privileged Instructions

Math Pac Instructions

§ RTC or External clock required

PX 14280A

January 1985

CPU REPERTOIRE (CONT.)

OCTAL FORMAT				HEXADECIMAL FORMAT				CODING FORMAT				INSTRUCTION				OPERATION				SR1 BITS	
0	1	a	m	0	1	a	m	0	1	a	m							11	10	9-8	
C	O	V	C	C	O	V	C	C	O	V	C	C	O	V	C	C	O	V	C	C	
06	0	a	m	18	a	m		ZBR a,m	Zero Bit (Register)	$0 \rightarrow (R_n)_{bit}$		0	0	X							
06	1	a	m	19	a	m		LXI a,m	Load Double Index by 2 (Indirect)	$(Y^* Y^* + 1) \rightarrow R_n, R_n + 1;$ $(R_n) + 2 \rightarrow R_m$		0	0	X							
06	2	a	m	1A	a	m		SGT a,y,m	Stack Get Top	$(Y) \rightarrow R_n;$ if $(Y) \neq 0$ then $(Y) \rightarrow Y$ and $(Y+3) \rightarrow Y$; if $(Y)=0$, then $(Y+2) \rightarrow Y$											
06	3	a	m	1B	a	m		LDX a,y,m	Load Double and Index by 2 (Index)	$(Y^* Y^* + 1) \rightarrow R_n, R_n + 1;$ $(R_n) + 2 \rightarrow R_m$		0	0	X							
07	0	a	m	1C	a	m		CBR a,m	Compare Bit to Zero (Register)	$(R_n)_{bit} \rightarrow 0$		0	0	X							
07	1	00	10	0	m		LPI m	Load Program Status Words (Indirect)	$(Y^* Y^* + 1) \rightarrow R_n, R_n + 1;$ $(R_n) + 2 \rightarrow R_m$												
07	2	a	m	1E	a	m		QGT a,y,m	Queue Get Top	$(Y) \rightarrow R_n;$ if $(Y) \neq 0$, then $(Y+2) \rightarrow Y$; if $(Y)=0$, then $(Y+3) \rightarrow Y$; if $(Y)=0$, then $(Y+4) \rightarrow Y$											
07	3	00	m	1F	0	m		LP y,m	Load Program Status Words (Index)	$(Y, Y+1, Y+2) \rightarrow R_n, R_n + 1, R_n + 2$											
10	0	a	m	20	a	m		LRSR a,m	Logical Right Single Shift (Register)	Shift (R_n) right $(R_m)_{bit}$ places, zero fill		0	0	X							
10	2	a	m	22	a	m		LRS a,y,m	Logical Right Single Shift (Constant)	Shift (R_n) right Y_{bit} places, zero fill		0	0	X							
10	3	a	m	23	a	m		BS a,y,m	Byte Store (Index)	$(R_n)_{bit} \rightarrow Y_{byte}$											
11	0	a	m	24	a	m		ARSR a,m	Algebraic Right Single Shift (Register)	Shift (R_n) right $(R_m)_{bit}$ places, sign fill		0	0	X							
11	1	a	m	25	a	m		SI a,m	Store (Indirect)	$(R_n) \rightarrow Y^*$											
11	2	a	m	26	a	m		ARS a,y,m	Algebraic Right Single Shift (Constant)	Shift (R_n) right Y_{bit} places, sign fill		0	0	X							
11	3	a	m	27	a	m		S a,y,m	Store (Index)	$(R_n) \rightarrow Y$											
12	0	a	m	28	a	m		LRDR a,m	Logical Right Double Shift (Register)	Shift $(R_n, R_n + 1)$ right $(R_m)_{bit}$ places, zero fill		0	0	X							
12	1	a	m	29	a	m		SDI a,m	Store Double (Indirect)	$(R_n, R_n + 1) \rightarrow Y^*, Y^* + 1$											
12	2	a	m	2A	a	m		LRD a,y,m	Logical Right Double Shift (Constant)	Shift $(R_n, R_n + 1)$ right Y_{bit} places, zero fill		0	0	X							
12	3	a	m	2B	a	m		SD a,y,m	Store Double (Index)	$(R_n, R_n + 1) \rightarrow Y, Y + 1$											
13	0	a	m	2C	a	m		ARDR a,m	Algebraic Right Double Shift (Register)	Shift $(R_n, R_n + 1)$ right $(R_m)_{bit}$ places, sign fill		0	0	X							
13	2	a	m	2E	a	m		ARD a,y,m	Algebraic Right Double Shift (Constant)	Shift $(R_n, R_n + 1)$ right Y_{bit} places, sign fill		0	0	X							
13	3	a	m	2F	a	m		SM a,y,m	Store Multiple	If $m \geq a$: $(R_n, R_n + 1) \rightarrow Y, Y + m - a$; if $m < a$: $(R_n, R_n + 1) \rightarrow Y, Y + m - a + 16$											
14	0	a	m	30	a	m		ALSR a,m	Algebraic Left Single Shift (Register)	Shift (R_n) left $(R_m)_{bit}$ places, zero fill		0	0	X							
14	2	a	m	32	a	m		ALS a,y,m	Algebraic Left Single Shift (Constant)	Shift (R_n) left Y_{bit} places, zero fill		0	0	X							
14	3	a	m	33	a	m		BSX a,y,m	Byte Store and Index by 1 (Index)	$(R_n)_{bit} \rightarrow Y_{byte}; (R_n) + 1 \rightarrow R_m$											
15	0	a	m	34	a	m		CLSR a,m	Circular Left Single Shift (Register)	Shift (R_n) left circularly $(R_m)_{bit}$ places		0	0	X							
15	1	a	m	35	a	m		SXI a,m	Store and Index by 1 (Indirect)	$(R_n) \rightarrow Y^*; (R_n) + 1 \rightarrow R_m$											
15	2	a	m	36	a	m		CLS a,y,m	Circular Left Single Shift (Constant)	Shift (R_n) left circularly Y_{bit} places		0	0	X							
15	3	a	m	37	a	m		SX a,y,m	Store and Index by 1 (Index)	$(R_n) \rightarrow Y; (R_n) + 1 \rightarrow R_m$											
16	0	a	m	38	a	m		ALDR a,m	Algebraic Left Double Shift (Register)	Shift $(R_n, R_n + 1)$ left $(R_m)_{bit}$ places, zero fill		0	0	X							
16	1	a	m	39	a	m		SDXI a,m	Store Double and Index by 2 (Indirect)	$(R_n, R_n + 1) \rightarrow Y^*, Y^* + 1; (R_n) + 2 \rightarrow R_m$											
16	2	a	m	3A	a	m		ALD a,y,m	Algebraic Left Double Shift (Constant)	Shift $(R_n, R_n + 1)$ left Y_{bit} places, zero fill		0	0	X							
16	3	a	m	3B	a	m		SDX a,y,m	Store Double and Index by 2 (Index)	$(R_n, R_n + 1) \rightarrow Y, Y + 1; (R_n) + 2 \rightarrow R_m$											
17	0	a	m	3C	a	m		CLDR a,m	Circular Left Double Shift (Register)	Shift $(R_n, R_n + 1)$ left circularly $(R_m)_{bit}$ places		0	0	X							
17	1	00	3D	0	m		SZI m	Store Zero (Indirect)	$0 \rightarrow Y^*$												
17	2	a	m	3E	a	m		CLD a,y,m	Circular Left Double Shift (Constant)	Shift $(R_n, R_n + 1)$ left circularly Y_{bit} places		0	0	X							
17	3	00	3F	0	m		SZ y,m	Store Zeros (Index)	$0 \rightarrow Y$												
20	0	a	m	40	a	m		SUR a,m	Subtract (Register)	$(R_n) - (R_m) \rightarrow R_n$		X	X	X							
20	1	a	m	41	a	m		SUI a,m	Subtract (Indirect)	$(R_n) - (Y^*) \rightarrow R_n$		X	X	X							
20	2	a	m	42	a	m		SUK a,y,m	Subtract (Constant)	$(R_n) - Y \rightarrow R_n$		X	X	X							
20	3	a	m	43	a	m		SU a,y,m	Subtract (Index)	$(R_n) - (Y^*) \rightarrow R_n$		X	X	X							
21	0	a	m	44	a	m		SUDR a,m	Subtract Double (Register)	$(R_n, R_n + 1) - (R_m, R_m + 1) \rightarrow R_n, R_n + 1$		X	X	X							
21	1	a	m	45	a	m		SUDI a,m	Subtract Double (Indirect)	$(R_n, R_n + 1) - (Y^*, Y^* + 1) \rightarrow R_n, R_n + 1$		X	X	X							
21	3	a	m	47	a	m		SUD a,y,m	Subtract Double (Index)	$(R_n, R_n + 1) - (Y, Y + 1) \rightarrow R_n, R_n + 1$		X	X	X							
22	0	a	m	48	a	m		AR a,m	Add (Register)	$(R_n) + (R_m) \rightarrow R_n$		X	X	X							
22	1	a	m	49	a	m		AI a,m	Add (Indirect)	$(R_n) + (Y^*) \rightarrow R_n$		X	X	X							
22	2	a	m	4A	a	m		AK a,y,m	Add (Constant)	$(R_n) + Y \rightarrow R_n$		X	X	X							
22	3	a	m	4B	a	m		A a,y,m	Add (Index)	$(R_n) + (Y^*) \rightarrow R_n$		X	X	X							
23	0	a	m	4C	a	m		ADR a,m	Add Double (Register)	$(R_n, R_n + 1) + (R_m, R_m + 1) \rightarrow R_n, R_n + 1$		X	X	X							
23	1	a	m	4D	a	m		ADI a,m	Add Double (Indirect)	$(R_n, R_n + 1) + (Y^*, Y^* + 1) \rightarrow R_n, R_n + 1$		X	X	X							
23	3	a	m	4F	a	m		AD a,y,m	Add Double (Index)	$(R_n, R_n + 1) + (Y, Y + 1) \rightarrow R_n, R_n + 1$		X	X	X							
24	0	a	m	50	a	m		CR a,m	Compare (Register)	$(R_n) < (R_m)$		X	X	X							
24	1	a	m	51	a	m		CI a,m	Compare (Indirect)	$(R_n) < (Y^*)$		X	X	X							
24	2	a	m	52	a	m		CK a,y,m	Compare (Constant)	$(R_n) < Y$		X	X	X							
24	3	a	m	53	a	m		C a,y,m	Compare (Index)	$(R_n) < (Y^*)$		X	X	X							
25	0	a	m	54	a	m		CDR a,m	Compare Double (Register)	$(R_n, R_n + 1) < (R_m, R_m + 1)$		X	X	X							
25	1	a	m	55	a	m		CDI a,m	Compare Double (Indirect)	$(R_n, R_n + 1) < (Y^*, Y^* + 1)$		X	X	X							
25	2	a	m	56	a	m		CO a,y,m	Compare Double (Index)	$(R_n, R_n + 1) < (Y, Y + 1)$		X	X	X							
26	0	a	m	58	a	m		MI a,m	Multiply (Register)	$(R_n) * (R_m) \rightarrow R_n, R_n + 1$		0	0	X							
26	1	a	m	59	a	m		MI a,m	Multiply (Indirect)	$(R_n) * (Y^*) \rightarrow R_n, R_n + 1$		0	0	X							
26	2	a	m	5A	a	m		MK a,y,m	Multiply (Constant)	$(R_n) * Y \rightarrow R_n, R_n + 1$		0	0	X							

CPU REPERTOIRE (CONT.)

OCTAL FORMAT			HEXADECIMAL FORMAT			CODING FORMAT			INSTRUCTION			OPERATION			SR1 BITS			
o	f	a	o	f	a	o	f	a							11	10	9-8	
C	O	V	C	O	V	C	O	V	C	O	V	C	O	V	C	O	V	C
26	3	a	m	5B	a	m		M a,y,m	Multiply (Index)	$(R_n + 1) * (Y) \rightarrow R_n, R_n + 1$		0	0	X				
27	0	a	m	5C	a	m		DR a,m	Divide (Register)	$(R_n, R_n + 1) / (R_m) \rightarrow R_n + 1; \text{Rem.} \rightarrow R_n$		0	0	X				
27	1	a	m	5D	a	m		DI a,m	Divide (Indirect)	$(R_n, R_n + 1) / (Y^*) \rightarrow R_n + 1; \text{Rem.} \rightarrow R_n$		0	0	X				
27	2	a	m	5E	a	m		DK a,y,m	Divide (Constant)	$(R_n, R_n + 1) / Y \rightarrow R_n + 1; \text{Rem.} \rightarrow R_n$		0	0	X				
27	3	a	m	5F	a	m		D a,y,m	Divide (Index)	$(R_n, R_n + 1) / (Y) \rightarrow R_n + 1; \text{Rem.} \rightarrow R_n$		0	0	X				
30	0	a	m	60	a	m		ANDR a,m	AND (Register)	$(R_n) \wedge (R_m) \rightarrow R_n$		0	0	X				
30	1	a	m	61	a	m		ANDI a,m	AND (Indirect)	$(R_n) \wedge (Y^*) \rightarrow R_n$		0	0	X				
30	2	a	m	62	a	m		ANDK a,y,m	AND (Constant)	$(R_n) \wedge Y \rightarrow R_n$		0	0	X				
30	3	a	m	63	a	m		AND a,y,m	AND (Index)	$(R_n) \wedge (Y^*) \rightarrow R_n$		0	0	X				
31	0	a	m	64	a	m		ORR a,m	OR (Register)	$(R_n) \vee (R_m) \rightarrow R_n$		0	0	X				
31	1	a	m	65	a	m		ORI a,m	OR (Indirect)	$(R_n) \vee (Y^*) \rightarrow R_n$		0	0	X				
31	2	a	m	66	a	m		ORK a,y,m	OR (Constant)	$(R_n) \vee Y \rightarrow R_n$		0	0	X				
31	3	a	m	67	a	m		OR a,y,m	OR (Index)	$(R_n) \vee (Y^*) \rightarrow R_n$		0	0	X				
32	0	a	m	68	a	m		XORR a,m	Exclusive OR (Register)	$(R_n) \oplus (R_m) \rightarrow R_n$		0	0	X				
32	1	a	m	69	a	m		XORI a,m	Exclusive OR (Indirect)	$(R_n) \oplus (Y^*) \rightarrow R_n$		0	0	X				
32	2	a	m	6A	a	m		XORK a,y,m	Exclusive OR (Constant)	$(R_n) \oplus Y \rightarrow R_n$		0	0	X				
32	3	a	m	6B	a	m		XOR a,y,m	Exclusive OR (Index)	$(R_n) \oplus (Y^*) \rightarrow R_n$		0	0	X				
33	0	a	m	6C	a	m		MSR a,m	Masked Substitute (Register)	If $(R_n)_{bit} = 1, (R_m)_{bit} \rightarrow R_n$		0	0	X				
33	1	a	m	6D	a	m		MSI a,m	Masked Substitute (Indirect)	If $(R_n)_{bit} = 1, (Y^*)_{bit} \rightarrow R_n$		0	0	X				
33	2	a	m	6E	a	m		MSK a,y,m	Masked Substitute (Constant)	If $(R_n)_{bit} = 1, Y_{bit} \rightarrow R_n$		0	0	X				
33	3	a	m	6F	a	m		MSM a,y,m	Masked Substitute (Index)	If $(R_n)_{bit} = 1, (Y^*)_{bit} \rightarrow R_n$		0	0	X				
34	0	a	m	70	a	m		CMR a,m	Compare Masked (Register)	$(R_n) \wedge (R_n + 1) < (R_m) \wedge (R_m + 1)$		0	0	X				
34	1	a	m	71	a	m		CMI a,m	Compare Masked (Indirect)	$(R_n) \wedge (R_n + 1) < (Y^*) \wedge (Y^* + 1)$		0	0	X				
34	2	a	m	72	a	m		CMK a,y,m	Compare Masked (Constant)	$(R_n) \wedge (R_n + 1) < Y$		0	0	X				
34	3	a	m	73	a	m		CM a,y,m	Compare Masked (Index)	$(R_n) \wedge (R_n + 1) < (Y^*) \wedge (Y^* + 1)$		0	0	X				
35	0	00	00	74	0	0		IOCR	Input/Output Command	Execute I/O command instruction located in 60 and 61		-	-	-				
35	0	a	m	74	a	m		IOC a,y,m	Input/Output Command	Execute I/O command instruction in location Y if a 2-word instruction		-	-	-				
35	1	00	m	75	0	m		BFI m	Biased Fetch (Indirect)	Set CC upon (Y^*) , $1 \rightarrow Y_{15,14}$		0	0	X				
35	2	00	m	76	0	m		REX y,m	Remote Execute	Execute (Y)		X/0	X/0	X/0				
35	3	00	m	77	0	m		BF y,m	Biased Fetch (Index)	Set CC upon (Y) , $1 \rightarrow Y_{15,14}$		0	0	X				
36	0	a	m	78	a	m		CLR a,m	Compare Logical (Register)	$(R_n) < (R_m)$		X	X	X				
36	1	a	m	79	a	m		CLI a,m	Compare Logical (Indirect)	$(R_n) < (Y^*)$		X	X	X				
36	2	a	m	7A	a	m		CLK a,y,m	Compare Logical (Constant)	$(R_n) < Y$		X	X	X				
36	3	a	m	7B	a	m		CLK a,y,m	Compare Logical (Index)	$(R_n) < (Y^*)$		X	X	X				
37	0	a	00	7C	0	a		VF a	Trigonometric Vector without correction	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{.40BA} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n + 1) \cos(R_n + 2) - (R_n) \sin(R_n + 2)}{.40BA} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	01	7C	a	1		RF a	Trigonometric Rotate without correction	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n + 2 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n) \sinh(R_n + 2) + (R_n + 1) \cosh(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	02	7C	a	2		VFP a	Trigonometric Vector	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n + 2 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n) \sinh(R_n + 2) + (R_n + 1) \cosh(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	03	7C	a	3		RFP a	Trigonometric Rotate	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n + 2 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{1.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n + 1) \cos(R_n + 2) - (R_n) \sin(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	04	7C	a	4		VH a	Hyperbolic Vector without correction	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{1.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n) \sinh(R_n + 2) + (R_n + 1) \cosh(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	05	7C	a	5		RH a	Hyperbolic Rotate without correction	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n + 2 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{1.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n) \sinh(R_n + 2) + (R_n + 1) \cosh(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	06	7C	a	6		VHP a	Hyperbolic Vector	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n + 2 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{1.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n) \sinh(R_n + 2) + (R_n + 1) \cosh(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	07	7C	a	7		RHP a	Hyperbolic Rotate	$\begin{aligned} (R_n) &= Y \\ (R_n + 1) &= X \\ (R_n + 2) &= 0 \\ 0 \rightarrow R_n + 2 \\ 0 \rightarrow R_n \\ \frac{\sqrt{(R_n + 1)^2 + (R_n)^2}}{1.1A8F} &\rightarrow R_n + 1 \\ \arctan((R_n) / (R_n + 1)) &\rightarrow R_n + 2 \\ (R_n) \cos(R_n + 2) + (R_n + 1) \sin(R_n + 2) &\rightarrow R_n \\ \frac{(R_n + 1) \cos(R_n + 2) - (R_n) \sin(R_n + 2)}{1.1A8F} &\rightarrow R_n + 1 \end{aligned}$								
37	0	a	10	7C	a	8		FC a,y	Floating Point Compare	$(R_n, R_n + 1) < (Y, Y + 1)$		0	0	X				
37	0	a	11	7C	a	9		FP a	Fixed Floating Point Conversion	$(R_n) \rightarrow (R_n + 1) \rightarrow \text{Man.}$		X	X	X				
37	0	a	12	7C	a	A		FLC a	Floating Point to Fixed Single Conversion	Convert $(R_n, R_n + 1)$, Exp. $\rightarrow R_n$		0	0	X				
37	0	a	13	7C	a	B		NF a	Floating Point Normalize	Normalize $(R_n, R_n + 2)$		X	X	X				
37	0	a	16	7C	a	E		ALQ a,y	Algebraic Left Quadruple Shift	Shift $(R_n, R_n + 1, R_n + 2, R_n + 3)$ left		0	0	X				
37	0	a	17	7C	a	F		QAR a,y	Algebraic Right Quadruple Shift	Shift $(R_n, R_n + 1, R_n + 2, R_n + 3)$ right Y_5 - places, sign flip		0	0	X				
37	1	a	00	7D	a	0		SIN a	Floating Point Sine	$\sin(R_n, R_n + 1) \rightarrow R_n + R_n + 1$		0	0	X				
37	1	a	01	7D	a	1		COS a	Floating Point Cosine	$\cos(R_n, R_n + 1) \rightarrow R_n + R_n + 1$		0	0	X				
37	1	a	02	7D	a	2		TAN a	Floating Point Tangent	$\tan(R_n, R_n + 1) \rightarrow R_n + R_n + 1$		0	0	X				
37	1	a	03	7D	a	3		ASIN a	Floating Point Arcsine	$\text{ASIN}(R_n, R_n + 1) \rightarrow R_n + R_n + 1$		0	0	X				
37	1	a	04	7D	a	4		ACOS a	Floating Point Arccosine	$\text{ACOS}(R_n, R_n + 1) \rightarrow R_n + R_n + 1$		0	0	X				

CPU REPERTURE (CONT.)

OCTAL FORMAT	HEXADECIMAL FORMAT	CODING FORMAT	INSTRUCTION	OPERATION	SR1 BITS	11	10	9-8				
O	I	A	M	O	OV	CC	OV	CC				
37	1	a	05	7D	a	5	ATAN a	# Floating Point Arc tangent	ATAN(R ₀ , R ₀ +1) → R ₀ +R ₀ +1	0	X	X
37	1	a	06	7D	a	6	EXP a	# Floating Point Exponential	EXP(R ₀ , R ₀ +1) → R ₀ +R ₀ +1	0	X	X
37	1	a	07	7D	a	7	ALOG a	# Floating Point Natural Log	ALOG(R ₀ , R ₀ +1) → R ₀ +R ₀ +1	0	X	X
40	0	0	0	80	0	0	JER m	Jump Equal	If (CC) indicates = or 0, (R _m) → P	—	—	—
40	0	0	1	80	1	0	JNER m	Jump Not Equal	If (CC) indicates ≠ or 0, (R _m) → P	—	—	—
40	0	0	2	80	2	0	JGER m	Jump Greater or Equal	If (CC) indicates ≥ or 0, (R _m) → P	—	—	—
40	0	0	3	80	3	0	JLSR m	Jump Less	If (CC) indicates < or 0, (R _m) → P	—	—	—
40	0	0	4	80	4	0	JOR m	Jump Overflow	If overflow set, (R _m) → P	—	—	—
40	0	0	5	80	5	0	JCR m	Jump Carry	If carry set, (R _m) → P	—	—	—
40	0	0	6	80	6	0	JPTR m	Jump Power Out of Tolerance	If power out of tolerance, (R _m) → P	—	—	—
40	0	0	7	80	7	0	JBR m	Jump Bootstrap 2 Selected	If bootstrap 2 selected, (R _m) → P	—	—	—
40	0	1	0	80	8	0	JR m	Jump	(R _m) → P	—	—	—
40	0	1	1	80	9	0	JSR m	Jump After Stop	Stop; upon restart, (R _m) → P	—	—	—
40	0	1	2	80	A	0	JKSR 1,m	Jump After Stop Key 1 Set	If key 1 set, stop; (R _m) → P	—	—	—
40	0	1	3	80	B	0	JKSR 2,m	Jump After Stop Key 2 Set	If key 2 set, stop; (R _m) → P	—	—	—
40	1	0	1	81	d	0	LJ d	Local Jump	(P)+d → P	—	—	—
40	1	0	1	81	0	1	NOP	No Operation (Software)	(P)+1 → P	—	—	—
240	1	0	1	281	0	1	NOPD	No Operation Double (Software)	(P)+1 → P, (P)+1 → P	—	—	—
40	2	0	0	82	0	0	JE y,m	Jump Equal	If (CC) indicates = or 0, Y → P	—	—	—
40	2	0	1	82	1	0	JNE y,m	Jump Not Equal	If (CC) indicates ≠ or not 0, Y → P	—	—	—
40	2	0	2	82	2	0	JGE y,m	Jump Greater or Equal	If (CC) indicates ≥ or 0, Y → P	—	—	—
40	2	0	3	82	3	0	JLS y,m	Jump Less	If (CC) indicates < or 0, Y → P	—	—	—
40	2	0	4	82	4	0	JOM y,m	Jump Overflow	If overflow set, Y → P	—	—	—
40	2	0	5	82	5	0	JOC y,m	Jump Carry	If carry set, Y → P	—	—	—
40	2	0	6	82	6	0	JPT y,m	Jump Power Out of Tolerance	If power out of tolerance, Y → P	—	—	—
40	2	0	7	82	7	0	JB y,m	Jump Bootstrap 2 selected	If bootstrap 2 selected, Y → P	—	—	—
40	2	1	0	82	8	0	J y,m	Jump	Y → P	—	—	—
40	2	1	1	82	9	0	JS y,m	Jump After Stop	Stop; upon restart Y → P	—	—	—
40	2	1	2	82	A	0	JKS 1,y,m	Jump After Stop Key 1 Set	If key 1 set, stop; Y → P	—	—	—
40	2	1	3	82	B	0	JKS 2,y,m	Jump After Stop Key 2 Set	If key 2 set, stop; Y → P	—	—	—
40	3	0	0	83	0	0	JE *y,m	Jump Equal	If (CC) indicates = or 0, (Y) → P	—	—	—
40	3	0	1	83	1	0	JNE *y,m	Jump Not Equal	If (CC) indicates ≠ or not 0, (Y) → P	—	—	—
40	3	0	2	83	2	0	JGE *y,m	Jump Greater or Equal	If (CC) indicates ≥ or 0, (Y) → P	—	—	—
40	3	0	3	83	3	0	JLS *y,m	Jump Less	If (CC) indicates < or 0, (Y) → P	—	—	—
40	3	0	4	83	4	0	JO *y,m	Jump Overflow	If overflow set, (Y) → P	—	—	—
40	3	0	5	83	5	0	JC *y,m	Jump Carry	If carry set, (Y) → P	—	—	—
40	3	0	6	83	6	0	JPT *y,m	Jump Power Out of Tolerance	If power out of tolerance, (Y) → P	—	—	—
40	3	0	7	83	7	0	J y,m	Jump Bootstrap 2 selected	If bootstrap 2 selected, (Y) → P	—	—	—
40	3	1	0	83	8	0	JS *y,m	Jump After Stop	Stop; upon restart, (Y) → P	—	—	—
40	3	1	2	83	A	0	JKS 1,*y,m	Jump After Stop Key 1 Set	If key 1 set, stop; (Y) → P	—	—	—
40	3	1	3	83	B	0	JKS 2,*y,m	Jump After Stop Key 2 Set	If key 2 set, stop; (Y) → P	—	—	—
41	0	a	0	84	a	0	JXR a,m	Index Jump	If (R _a) ≠ 0, (R _a) + 1 → R _a , (R _m) → P	—	—	—
41	1	d	85	d	0	0	LJI d	Local Jump Indirect	((P)+d) → P	—	—	—
41	2	a	0	86	a	0	XJ a,y,m	Index Jump	If (R _a) ≠ 0, (R _a) + 1 → R _a , Y → P	—	—	—
41	3	a	0	87	a	0	XJ a,*y,m	Index Jump	If (R _a) ≠ 0, (R _a) + 1 → R _a , (Y) → P	—	—	—
42	0	a	0	88	a	0	JLRR a,m	Jump, Link Register	(P) + 1 → R _a ; (R _m) → P	—	—	—
42	2	a	0	88	a	0	JLR a,m	Jump, Link Register	(P) + 2 → R _a ; Y → P	—	—	—
42	3	a	0	88	a	0	JLY a,*y,m	Jump, Link Register	(P) + 2 → R _a ; (Y) → P	—	—	—
43	1	d	8D	d	0	0	LJLM d	Local Jump, Link Memory	(P) + 1 → (P) + d; (P) + d + 1 → P	—	—	—
43	2	0	0	8E	0	0	JLM y,m	Jump, Link Memory	(P) + 2 → Y; Y + 1 → P	—	—	—
43	3	0	0	8F	0	0	JLM *y,m	Jump, Link Memory	(P) + 2 → (Y); (Y) + 1 → P	—	—	—
44	0	a	0	90	a	0	JZR a,m	Jump Zero	If (R _a) = 0, (R _m) → P	—	—	—
44	1	d	91	d	0	0	LJE d	Local Jump Equal	If (CC) indicates = or 0, (P)+d → P	—	—	—
44	2	a	0	92	a	0	JZ y,m	Jump Zero	If (R _a) = 0, Y → P	—	—	—
44	3	a	0	93	a	0	JZ *y,m	Jump Zero	If (R _a) = 0, (Y) → P	—	—	—
45	0	a	0	94	a	0	JNZR a,m	Jump Not Zero	If (R _a) ≠ 0, (R _m) → P	—	—	—
45	1	d	95	d	0	0	LJNE d	Local Jump Not Equal	If (CC) indicates ≠ or not 0, (P)+d → P	—	—	—
45	2	a	0	96	a	0	JNZ a,y,m	Jump Not Zero	If (R _a) ≠ 0, Y → P	—	—	—
45	3	a	0	97	a	0	JNZ a,*y,m	Jump Not Zero	If (R _a) ≠ 0, (Y) → P	—	—	—
46	0	a	0	98	a	0	JPR a,m	Jump Positive	If (R _a) ≥ 0, (R _m) → P	—	—	—
46	1	d	99	d	0	0	LJGE d	Local Jump Greater or Equal	If (CC) indicates ≥ or +, (P)+d → P	—	—	—
46	2	a	0	9A	a	0	JP a,y,m	Jump Positive	If (R _a) ≥ 0, Y → P	—	—	—
46	3	a	0	9B	a	0	JP a,*y,m	Jump Positive	If (R _a) ≥ 0, (Y) → P	—	—	—
47	0	a	0	9C	a	0	JNR a,m	Jump Negative	If (R _a) < 0, (R _m) → P	—	—	—
47	1	d	9D	d	0	0	LJLS d	Local Jump Less	If (CC) indicates < or 0, (P)+d → P	—	—	—
47	2	a	0	9E	a	0	JN a,y,m	Jump Negative	If (R _a) < 0, Y → P	—	—	—
47	3	a	0	9F	a	0	JN a,*y,m	Jump Negative	If (R _a) < 0, (Y) → P	—	—	—
50	0	a	0	A0	a	0	FSUR a,m	# Floating Point Subtract (Register)	(R _a , R _a +1) - (R _m , R _m +1) → R _a , R _a +1 Res. → R _a +2, R _a +3	0	X	X
50	1	a	0	A1	a	0	FSUI a,m	# Floating Point Subtract (Indirect)	(R _a , R _a +1) - (Y*, Y*+1) → R _a , R _a +1 Res. → R _a +2, R _a +3	0	X	X
50	3	a	0	A3	a	0	FSU a,y,m	# Floating Point Subtract (Index)	(R _a , R _a +1) - (Y, Y+1) → R _a , R _a +1 Res. → R _a +2, R _a +3	0	X	X
51	0	a	0	A4	a	0	FAR a,m	# Floating Point Add (Register)	(R _a , R _a +1) + (R _m , R _m +1) → R _a , R _a +1 Res. → R _a +2, R _a +3	0	X	X
51	1	a	0	A5	a	0	FAI a,m	# Floating Point Add (Indirect)	(R _a , R _a +1) + (Y*, Y*+1) → R _a , R _a +1 Res. → R _a +2, R _a +3	0	X	X

CPU REPERTURE (CONT.)

OCTAL FORMAT	HEXADECIMAL FORMAT	CODING FORMAT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
-----------------	-----------------------	------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

INPUT OUTPUT INSTRUCTIONS

OCTAL FORMAT			HEXADECIMAL FORMAT			CODING FORMAT			SR1 BITS 11 10 9-8 C OV CC		
o f a m			OP a 0			INSTRUCTION			OPERATION		
70	0	00	00	E0	0	0	ACR 0	Channel Control	Master clear all channels	-	-
70	0	00	04	E0	0	4	ACR 4, CCR 0,4	Channel Control	Enable external interrupts, all channels; Set External Interrupt Enable (EIE) line	-	-
70	0	00	05	E0	0	5	ACR 5, CCR 0,5	Channel Control	Disable external interrupts channel a; all channels; Clear External Interrupt Enable (EIE) line	-	-
70	0	0	a 06	E0	a	6	CCR a,6	Enable Selected Interrupts	Enable Class III, Priority 2,3,4 interrupts, channels 0 to a-1	-	-
70	0	0	a 07	E0	a	7	CCR a,7	Disable Selected Interrupts	Disable Class III, Priority 2,3,4 interrupts, channels 0 to a-1	-	-
70	0	0	a 10	E0	a	8	CCR a,8	Channel Control	Master clear, channel a	-	-
70	0	0	a 11	E0	a	9	CCR a,9	Clear Input on Channel a		-	-
70	0	0	a 12	E0	a	A	CCR a,A	Clear Output on Channel a		-	-
70	0	0	a 14	E0	a	C	CCR a,C	Channel Control	Enable external interrupts, channel a; Set External Interrupt Enable (EIE) line	-	-
70	0	0	a 15	E0	a	D	CCR a,D	Channel Control	Disable external interrupts, channel a; Clear External Interrupt Enable (EIE) line	-	-
70	0	0	a 16	E0	a	E	CCR a,E	Channel Control	Enable Class III, Priority 2,3,4 interrupts, channel a	-	-
70	0	0	a 17	E0	a	F	CCR a,F	Channel Control	Disable Class III, Priority 2,3,4 interrupts, channel a	-	-
INPUT/OUTPUT INSTRUCTIONS - COMMAND INSTRUCTIONS											
71	2	a	02	E6	a	2	ICK a,y	Initiate Input Chain	Y→IOCM ₂ , initiate input chain	-	-
71	2	a	06	E6	a	6	OCK a,y	Initiate Output Chain	Y→IOCM ₂ , initiate output chain	-	-
71	2	a	m	E6	a	m	WIMK a,y,m	Write Control Memory	Y→IOCM _m , channel a	-	-
71	2	a	m	E6	a	m	WCMK a,m,y	Write Control Memory		-	-
71	3	a	m	E7	a	m	WIM a,y,m	Write Control Memory	(Y)→IOCM _m , channel a	-	-
72	3	a	m	E8	a	m	RIM a,y,m	Read Control Memory	Channel a, (IOCM _m) → Y	-	-
							RCM a,m,y			-	-
76	0	a	m	F8	a	m	SICR a,m	Serial Interface Control	Set or clear serial channel a discretes	-	-
76	3	a	m	FB	a	m	SST a,y,m	Store Serial Status	Channel a status bits per m → Y	-	-
INPUT/OUTPUT INSTRUCTIONS - CHAIN INSTRUCTIONS											
70	2	a	m	E2	a	m	LCMI a,y,m	Load Control Memory		-	-
70	3	00	00	E3	0	0	IO 0,y	Input Data	(Y,Y+1) → BCW, BAP; Initiate transfer	-	-
70	3	01	00	E3	1	0	IO 1,y	Output Data	(Y,Y+1) → BCW, BAP; Initiate transfer	-	-
70	3	02	00	E3	2	0	IO 2,y	External Function	(Y,Y+1) → BCW, BAP; Initiate transfer	-	-
70	3	03	00	E3	3	0	IO 3,y	Force External Function	(Y,Y+1) → BCW, BAP; Initiate transfer	-	-
71	2	00	m	E6	0	m	LCMK m,y	Load Control Memory	Y→IOCM _m	-	-
71	3	00	m	E7	0	m	LCM m,y	Load Control Memory	(Y)→IOCM _m	-	-
72	3	00	m	EB	0	m	SCM m,y	Store Control Memory	(IOCM _m) → Y	-	-
73	0	00	00	EC	0	0	HCR	Halt Chain		-	-
73	0	01	00	EC	1	0	IPR	Interrupt Processor	Generate chain interrupt (chaining)	-	-
73	3	00	00	EF	0	0	ZF y	Zero Flag	0→Y _{15,14}	-	-
73	3	01	00	EF	1	0	SF y	Set Flag	1→Y _{15,14}	-	-
73	3	02	00	EF	2	0	TF y	Test and Set Y	0 → Y _{15,14} set condition	-	-
73	3	04	m	EF	4	m	ZB y,m	Clear Bit	0 → Ym	-	-
73	3	05	m	EF	5	m	SB y,m	Set Bit	1 → Ym	-	-
73	3	07	m	EF	7	m	CB y,m	Compare Bit to Zero	Ym 0 set condition	-	-
74	2	00	00	F2	0	0	SJC 0,y	Serial Jump (Unconditional)	Unconditional Y → CAP; clear flag	-	-
74	2	01	00	F2	1	0	SMJC 1,y	Serial Jump (Conditional)	Serial jump if suppress flag not set. No jump for MIL-STD-1397 or NAT-STD-4153, (4)	-	-
74	2	02	00	F2	2	0	SMJC 2,y	Serial Jump (Conditional)	Serial jump if monitor flag set. No jump for MIL-STD-1397 or NAT-STD-4153, (4)	-	-
74	2	04	00	F2	4	0	SJMC 4,y	Serial Jump (Conditional)	Jump if condition bit (bit 15) in I/O status word is set.	-	-
74	2	10	00	F2	8	0	SJMC 8,y	Serial Jump (Conditional)	Y → CAP if Input Buffer is active	-	-
74	2	11	00	F2	9	0	SJMC 9,y	Serial Jump (Conditional)	Y → CAP if Output Buffer is active	-	-
74	2	12	00	F2	A	0	SJMC A,y	Serial Jump (Conditional)	Y → CAP if External Function Buffer is active. No jump for MIL-STD-188C, RS-232-C, or VCALES	-	-
75	0	00	m	F4	0	m	SFSC m	Search for sync	Perform functions per m-designator	-	-
76	0	00	m	F8	0	m	CSIR m	Serial Interface Control	Set or clear serial channel discrete function	-	-
76	3	00	m	FB	0	m	CSST y,m	Store Serial Status	Serial status bit per m → Y	-	-
77	3	a	m	FF	a	m	IIC a,y,m	Built-In Test (BIT)	Execute the IOC BIT subtest specified by (Y)	-	-

ASSIGNED MEMORY ADDRESSES

ADDRESS	ASSIGNMENT
0-3F C0-13F	NDRO MEMORY
48-5F	INTERRUPT PROCESSING
60-61 78-7D	COMMAND CELLS, IOC 0 BIT SIGNATURE
7F	AUTO START ENTRANCE (NORMAL)
80-BF	EXTERNAL INTERRUPT WORD STORAGE (IOC)

INSTRUCTION FORMATS

INSTRUCTION TYPE

RL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

- OP - 8-bit code specifying the operation; RL format only
a - General register designator
m - 4-bit literal constant

RR

RI, TYPE 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP								a				m			

RI, TYPE 1

OP								d							
----	--	--	--	--	--	--	--	---	--	--	--	--	--	--	--

RK, RX

OP	a	m
y		

- OP CODE - Code specifying the operation
a - General register or subfunction designator
m - General register or subfunction designator
d - Displacement value (two's complement)
y - Address or arithmetic constant

INDIRECT WORD FORMAT

IW 1

IW 2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
J								UNASSIGNED				X			

J-VALUE	OPERAND ADDRESS
0	IW 2
1	IW 2 + (Rx)
2	IW 2 + (Rm)
3	IW 2 + (Rm+1)
J-VALUE	OPERAND ADDRESS (CASCADED)
4	IW at IW 2
5	IW at IW 2 + (Rx)
6	IW at IW 2 + (Rm)
7	IW at IW 2 + (Rm+1)
10-17	Unassigned

(4) for MIL-STD-188C and RS-232-C flag is cleared during next character time; for VCALES, flag is cleared when next character is transferred to memory.

STATUS REGISTER 2 FORMAT

Literal Format – 4-bit unsigned integer

3	2	1	0
m			

4-bit m-field of the RL format instructions

Byte Format – 8-bit unsigned integer

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UPPER BYTE								LOWER BYTE							

Single-Length Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN BIT	VALUE														

Double-Length Format Ra,Ra+1; Rm,Rm+1; y, y+1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN																															
BIT																															

Floating-Point Format (Ra), (Ra + 1); (Rm), (Rm + 1); (y), (y + 1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
SIGN BIT		CHARACTERISTIC								FRACTION								MANTISSA															

RADIX POINT

STATUS REGISTER 1 FORMAT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															Enable (1) or disable (0) DMA
															Allow (1) or lock out (0) Class III interrupts
															Allow (1) or lock out (0) Class II interrupts
															Allow (1) or lock out (0) Class I interrupts
															Page register set selection:
															00 = Page register set 0
															01 = Page register set 1
															10 = Page register set 2
															11 = Page register set 3
															* Discard (0) or provide (1) floating point residue
															* Enable (0) or disable (1) floating point overflow and underflow interrupts
															Condition code designator
															<u>ARITHMETIC</u>
															COMPARE
															00 Zero $(R_a) = (R_m)$ or (Y)
															01 Not zero and positive $(R_a) > (R_m)$ or (Y)
															10 Not used Not used
															11 Not zero and negative $(R_a) < (R_m)$ or (Y)
															* Overflow designator
															* Carry designator
															NDRO (0) or main memory (1) reference
															Not used
															General register set 0 (0) or set 1 (1) active
															Select executive mode (0) or task mode (1)

- *MATHPAC option only*

- Bits 11 and 10 together form the floating point underflow or overflow designator, as follows:
01 = Overflow
11 = Underflow

OR

V	0	1
0	0	1
1	1	1

XOR

$\forall$	0	1
0	0	1
1	1	0

AND

Λ	0	1
0	0	0
1	0	1

INTERPRETED IF $m = 168$
 INTERPRETED IF $m = 148$
 INTERPRETED IF $m = 128$
 INTERPRETED IF $m = 108$

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																CLASS I AND II INTERRUPT INFORMATION:
																— MEMORY RESUME, PARITY ERROR, AND PROTECT FAULT — SEE NOTE 1 BELOW
																— IOC INSTRUCTION FAULT — SEE NOTE 2 BELOW
																— FLOATING POINT ERROR — SEE NOTE 3 BELOW
																INTERPRETED AS FOLLOWS:
0	0	0	0	0	0	0	0									NORMAL ADDRESSING OPERAND AT $Y = y + (R_m)$
0	1	0	1	0	1	0	1									NORMAL ADDRESSING OPERAND AT $Y = y + (R_m)$
1	0	1	0	1	0	1	0									INDIRECT ADDRESSING WITHOUT INDEXING: $IW 1$ AT $Y = y$
1	1	1	1	1	1	1	1									INDIRECT ADDRESSING WITH INDEXING: $IW 1$ AT $Y = y + (R_m)$

NOTES:

1. MEMORY RESUME, MEMORY PARITY ERROR, AND MEMORY PROTECT FAULT INFORMATION

7	6	5	4	3	2	1	0
						0	0 = INPUT CHAIN
						0	1 = OUTPUT CHAIN
						1	0 = CP
						1	1 = I/O COMMAND
I/O CHANNEL NUMBER							
IOC NUMBER							

2. IOC INSTRUCTION FAULT

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	1	COMMAND
C	C	C	C	0	X	1	0	CHAIN

WHERE CCCC = I/O CHANNEL NUMBER
X = 0 = INPUT, X = 1 = OUTPUT

3. FLOATING POINT ERROR

7	6	5	4	3	2	1	0
INSTRUCTION REGISTER BITS 11 – 4							

OPERAND FORMATION

FORMAT	DESCRIPTION
RR	Operand=(Rm)
R1, TYPE 1	Local Jump Address $Y=(P)+d$
R1, TYPE 2	Operand at $Y^*=(Rm)$
RK	Operand $Y=y+(Rm)$ if $m \neq 0$ Operand $Y=y$ if $m=0$
RX Word	Operand at $Y=y$ if $m=0$ Operand at $Y=y+(Rm)$ if $m \neq 0$
RX Byte	Operand at Y upper if $m=0$ Operand at $Y=(Rm)/2+y$ if $m \neq 0$ $B=(Rm)_0$
RL	Operand= m (an absolute literal)


MAIN MEMORY ASSIGNMENTS FOR INTERRUPT HANDLING

FUNCTION	ADDRESS ASSIGNMENT TO CLASS		
	I	II	III
Store the contents of P at address	58	50	48
Store the contents of SR1 at address	59	51	49
Store the contents of SR2 at address	5A	52	4A
Store the contents of RTC lower at address	5B	53	4B
Store the contents of RTC upper at address	5F	57	4F
Reload P with index plus the contents of address	5C	54	4C
Reload SR1 from address	5D	55	4D
Reload SR2 from address	5E	56	4E

CORDIC FUNCTIONS (OPTIONAL MATHPAC INSTRUCTIONS)

HEXADECIMAL FORMAT	OCTAL FORMAT	CODING FORMAT	FUNCTION	INPUT PARAMETERS		OUTPUT PARAMETERS	
				R ₀	R ₀₊₁	R ₀₊₂	R ₀₊₂
OP a m	o f a m						W ← R ₀₊₂
7C a 0	37 0 a 00	VF a	Trigonometric vector without correction	y	x	0	$X = \frac{R}{K} = \frac{\sqrt{x^2 + y^2}}{K}$ $W = \theta = \tan^{-1} \frac{y}{x}$
7C a 1	37 0 a 01	RF a	Trigonometric rotate without correction	y	x	θ	$Y = \frac{y \cos \theta + x \sin \theta}{K}$ $X = \frac{x \cos \theta - y \sin \theta}{K}$ 0
7C a 2	37 0 a 02	VFP a	Trigonometric vector	y	x	0	$X3 \ R = \frac{\sqrt{x^2 + y^2}}{K}$ $W = \theta = \tan^{-1} \frac{y}{x}$
7C a 3	37 0 a 03	RFP a	Trigonometric rotate	y	x	θ	$X = x \cos \theta - y \sin \theta$ 0
7C a 4	37 0 a 04	VH a	Hyperbolic vector without correction	y	x	0	$X = \frac{\sqrt{x^2 - y^2}}{K_1}$ $W = v = \tanh^{-1} \frac{y}{x}$
7C a 5	37 0 a 05	RH a	Hyperbolic rotate without correction	y	x	v	$X = \frac{x \cosh v + y \sinh v}{K_1}$ 0
7C a 6	37 0 a 06	VHP a	Hyperbolic vector	y	x	0	$X = \sqrt{x^2 - y^2}$ $W = v = \tanh^{-1} \frac{y}{x}$
7C a 7	37 0 a 07	RHP a	Hyperbolic rotate	y	x	v	$X = x \cosh v + y \sinh v$ 0
7C a 1	37 0 a 01	RF a	Sin θ , COS θ	0	0.4DBA	θ	$X = \cos \theta$ 0
7C a 6	37 0 a 06	VHP a	Log _e x	x-1	x+1	0	$W = 1/2 \log_e x$ $= \tanh^{-1} \frac{x-1}{x+1}$
7C a 7	37 0 a 07	RHP a	Exponential	1	1	v positive	$X = e^v = \sinh v + \cosh v$ 0
7C a 1	37 0 a 01	RF a	Polar to Cartesian without correction	0	R	θ	$X = \frac{R \cos \theta}{K}$ 0
7C a 3	37 0 a 03	RFP a	Polar to Cartesian	0	R	θ	$X = R \sin \theta$ 0
7C a 1	37 0 a 01	RF a	Sin θ , cos θ	0	1	θ	$X = \frac{\cos \theta}{K}$ 0
Cartesian Coordinates				Bit 15 of all input parameters indicates sign 0 = positive, 1 = negative			
Angle of Rotation Trigonometric Mode				Two's complement notation is used for negative values			
Angle of Rotation Hyperbolic Mode				The radix point for Registers R ₀ and R ₀₊₁ must be the same			
0.4DBA				The maximum value for positive hyperbolic coordinates x and y is 35CD for m = 5 and 2D7C for m = 7			
1.1A8F				The radix point for W = Constant in hyperbolic mode is between bit 2 ¹⁵ and 2 ¹⁴			
Angle θ is represented in Binary Angular Measurement (BAMS), Bit 2 ¹⁵ represents 180°. Each successive bit equal to one represents an angle one-half as large as its adjoining higher order bit. Least significant bit = .0054931° = 19.7°/x ≤ 75 for m = 4, 6 and x ≤ 76A6 for m = 6.							

MEMORY ADDRESS GENERATION




INTERRUPT PRIORITY

CLASS	PRIORITY	INTERRUPT	BINARY INTERRUPT CODE	NOTES
I HARDWARE	1	Power Fault	0000	1
	2	IOC Memory Resume	0010	2
	3	IOC Memory Parity	0100	2
	4	CP Memory Resume	0010	2
	5	CP Memory Parity	0100	2
II SOFTWARE	1	CP Instruction Fault	00000	1
	2	IOC Instruction Fault (35 RR)	00010	3
	3	IOC Instruction Fault	00010	3
	4	IOC Protect Fault	11000	2
	5	Floating Point	00100	4
	6	Executive Return	00110	4
	7	Executive Mode Fault	10000	1
	8	CP Protect Fault	11000	2
	9	RTC Overflow	01000	5
	10	Monitor Clock	01010	5
III IOC AND MMIO	1	IOC Intercomputer Timeout	II CCCC 110	6
	2	IOC External Interrupt/Discrete	II CCCC 000	6,7
	3	IOC Output Chain Interrupt	II CCCC 100	6
	4	IOC Input Chain Interrupt	II CCCC 010	6
	5	MMIO Discrete Interrupt	CC CCCC 110	8
	6	MMIO External Interrupt	CC CCCC 000	8
	7	MMIO Output Data Ready	CC CCCC 100	8
	8	MMIO Input Data Ready	CC CCCC 010	8


NOTES:

- Cannot be locked out
- Interrupt is lost if locked out
- Interrupt action is not locked out within the IOC, but the interrupt is lost if locked out by the CP
- No operation if locked out
- One level of queuing
- One level of queuing per channel
- Discrete interrupt for MIL-STD-188C, VACALCS, or RS-232-C Serial channels
- Bits 3 through 8 define the MMIO channel number


INTERRUPT ENTRANCE ADDRESS INDEX



Class I Interrupt Address Index



Class II Interrupt Address Index



Class III Interrupt Address Index

I/O CONTROL MEMORY ADDRESS SELECTION

a- VALUE	WORD	m- VALUE	MIL-STD-1397 A, B, C	MIL-STD-1397 TYPE D SERIAL NAT-STD-4153	RS-232-C MIL-STD-188C, VACALES	NAT-STD-4156
Channel designator for command instructions, not used for chaining instructions	0 1 2 3 4 5 6 7 8	0 1 2 3 4 5 6 7 8	Input BWC Input BAP Input CAP Reserved* Output BWC Output BAP Output CAP Reserved* Reserved*	Input BWC Input BAP Input CAP Reserved* Output BWC Output BAP Output CAP Reserved* Reserved*	Input BWC Input BAP Input CAP Reserved* Output BWC Output BAP Output CAP Reserved* Monitor Word	Input BWC Input BAP Input CAP Reserved* Output BWC Output BAP Output CAP Reserved* Reserved*
	9	9	Reserved*	Reserved*	Suppress Word	--
	A	A	Operating Mode	Operating Mode	Serial Mode	Reserved*
						Reserved*
	B	B	--	--	--	Reserved*
	C-F		Not Used	--	--	--

*Reserved addresses may be used for future enhancements.

I/O STATUS WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHANNEL NUMBER															
CHANNEL TYPE:															
0000 ₂ = VACALES SERIAL															
0001 ₂ = RESERVED															
0011 ₂ = RESERVED															
0100 ₂ = MIL-STD-1397 TYPE A, B, C															
0101 ₂ = MIL-STD-1397 TYPE D															
0110 ₂ = RS-232-C															
0111 ₂ = MIL-STD-188C															
1000 ₂ = NAT-STD-4153															
(MIL-STD-1397 TYPE E)															
1001 ₂ = NAT-STD-4156															
1111 ₂ = RESERVED															
INPUT CHAIN INTERRUPT PENDING															
OUTPUT CHAIN INTERRUPT PENDING															
EXTERNAL INTERRUPT PENDING															
ERROR/TIMEOUT INTERRUPT PENDING															
CHANNEL INPUT ACTIVE															
CHANNEL OUTPUT ACTIVE															
EXTERNAL INTERRUPT ENABLED															
TEST CONDITION FOR CONDITIONAL JUMPS															

I/O CONTROL MEMORY

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Word 0	TM		PS		B		Buffer Transfer Count (BTC)										Input
Word 1	Buffer Address Pointer (BAP)																
Word 2	Chain Address Pointer (CAP)																
Word 3	Reserved																Output
Word 4	TM		PS		B		Buffer Transfer Count (BTC)										
Word 5	Buffer Address Pointer (BAP)																
Word 6	Chain Address Pointer (CAP)																
Word 7	Reserved																
Word 8	Monitor Register ⁽¹⁾																
Word 9	Suppress Register ⁽¹⁾																
Word A	Operating Mode Information																
Word B-E	Reserved																

TM = 00 - Abort the transfer. For input, continue accepting the input data, but do not write it into memory.

TM = 01 - Transfer 8-bit bytes.

TM = 10 - Transfer 16-bit words.

TM = 11 - Transfer 32-bit double words.

PS = 0 - Use page register set 0.

PS = 1 - Use page register set 2 if the channel number of the group is less than 8; otherwise use page register set 3.

B = 0 - Most significant byte will be used when performing 8-bit transfers.

B = 1 - Least significant byte will be used when performing 8-bit transfers. The B-bit changes state as each byte transfers.

⁽¹⁾ RS-232-C/MIL-STD-188C only

STATUS WORD INTERPRETATION

WORD BIT	MIL-STD-188C FUNCTION	RS-232-C FUNCTION	MIL-STD-188C AND RS-232-C DESCRIPTION
2 ⁰	PARITY ERROR	PARITY ERROR SERIAL CHANNEL DETECTS A PARITY ERROR ON AN INPUT WORD.	
2 ¹	OVERRUN	OVERRUN	SERIAL CHANNEL DOES NOT STORE AN INPUT WORD BEFORE ANOTHER IS TRANSMITTED.
2 ²	BREAK	BREAK	SERIAL CHANNEL DOES NOT DETECT A STOP-BIT. (USED IN ASYNCHRONOUS MODE ONLY)
2 ³	E ACTIVE	CLEAR TO SEND	LINE IS SET "ACTIVE" BY AN EXTERNAL EQUIPMENT.

VACALES OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOT USED															
0 ⇒ SELECT ODD PARITY															
1 ⇒ SELECT EVEN PARITY															
0 ⇒ DISABLE PARITY CHECKING															
1 ⇒ ENABLE PARITY CHECKING															
RESERVED															
1 ⇒ VACALES 0 ⇒ NOT VACALES															
0000 ⇒ 1-BIT CHARACTER															
1111 ⇒ 16-BIT CHARACTER															

MIL-STD-1397 PARALLEL OPERATING MODES

MODE REGISTER						MODE OF OPERATION
15 – 5	4	3	2	1	0	
	0	0	0	0	0	COMPUTER TO PERIPHERAL 16-BIT
	0	0	0	0	1	
	0	0	0	1	0	
	0	0	0	1	1	
	0	0	1	0	0	
	0	0	1	0	1	
	0	0	1	1	0	
	0	0	1	1	1	
	0	1	0	0	0	COMPUTER TO PERIPHERAL – 16-BIT
	0	1	0	0	1	COMPUTER TO COMPUTER – 16-BIT
	0	1	0	1	0	UNDEFINED
	0	1	0	1	1	TEST MODE – 16-BIT
	0	1	1	0	0	COMPUTER TO PERIPHERAL – 32-BIT
	0	1	1	0	1	COMPUTER TO COMPUTER – 32-BIT
	0	1	1	1	0	EXTERNALLY SPECIFIED ADDRESSING
	0	1	1	1	1	UNDEFINED TEST MODE – 32-BIT
1	0	X	X	X	PERIPHERAL INPUT CHANNEL (PIC)	
1	1	X	X	X	PERIPHERAL INPUT CHANNEL (PIC)	
RESERVED						

MIL-STD-1397 TYPE D AND NAT-STD-4153 (MIL-STD-1397 TYPE E) OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
												0	0	0	0	16-Bit Interrupt Mode
												1	0	0	1	
												1	0	1	0	Not Used
												1	0	1	1	16-Bit Interrupt Loop Test Mode
												1	1	0	0	32-Bit Interrupt Mode
												1	1	0	1	Not Used
												1	1	1	0	Not Used
												1	1	1	1	32-Bit Interrupt Loop Test Mode
												0 = Non Overlap Mode				
												1 = Overlap Mode				
												0 = No Parity on Input				
												1 = Detect Odd Parity on Input				
												0 = No Parity on Output				
												1 = Odd Parity on Output				
												0 = Disable Source T/O				
												1 = Enable Source T/O				
												0 = Disable Sink T/O				
												1 = Enable Sink T/O				
												0 = Disable Illegal Condition and Sink Timing Detection				
												1 = Enable Illegal Condition and Sink Timing Detection				
												0 = Disable SOS Start (Sink T/O)				
												1 = Enable SOS Start (Sink T/O)				
												0 = No Parity on Output				
												1 = Even Parity on Output				
												0 = Enable SOS/SIS Transmission				
												1 = Disable SOS/SIS Transmission				
												0 = Clear Bit 4 in SIS/SOS				
												1 = Set Bit 4 in SIS/SOS				
Not Used																

NOTE: All information transfers contain a 32-bit information field. For I/O and External Function transfers the number of valid data bits within this 32-bit field may be 8, 16 or 32. Selection is made by the Transfer Mode (TM) field in the Buffer Control Word (BCW) of the Initiate Transfer Instruction.

NOTE: For External Interrupt Transfers the 32-bit field may contain either 16 or 32 valid data bits. Selection is made by bits 0 thru 3 (Mode Bits) of I/O Control Memory location 12g of the associated I/O channel.

MIL-STD-188C AND RS-232-C OPERATING MODES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	REGISTER BITS INTERPRETED								
																	IF BIT 3 = 0 (NO PARITY)							
																	00 → 5-BIT CHARACTER							
																	01 → 6-BIT CHARACTER							
																	10 → 7-BIT CHARACTER							
																	11 → 8-BIT CHARACTER							
																	IF BIT 3 = 1 (INCLUDES PARITY)							
																	00 → 6-BIT CHARACTER							
																	01 → 7-BIT CHARACTER							
																	10 → 8-BIT CHARACTER							
																	11 → 9-BIT CHARACTER							
																	0 → SELECT ODD PARITY							
																	1 → SELECT EVEN PARITY							
																	0 → DISABLE PARITY CHECKING							
																	1 → ENABLE PARITY CHECKING							
																	0 → ONE STOP-BIT ASYNCHRONOUS							
																	1 → TWO STOP-BITS OUTPUT							
																	0 → SYNCHRONOUS CHANNEL OPERATION ⁽¹⁾							
																	1 → ASYNCHRONOUS CHANNEL OPERATION ⁽¹⁾							
																	0 → RS-232-C OPERATION ⁽¹⁾							
																	1 → MIL-STD-188C OPERATION ⁽¹⁾							
																	ASYNCHRONOUS CLOCK SPEED SELECTION							
																	00		RESERVED		10s		9600 BAUD	
																	01		RESERVED		11s		4800 BAUD	
																	02		50 BAUD		12s		1800 BAUD	
																	03		75 BAUD		13s		1200 BAUD	
																	04		134.5 BAUD		14s		2400 BAUD	
																	05		200 BAUD		15s		300 BAUD	
																	06		600 BAUD		16s		150 BAUD	
																	07		2400 BAUD		17s		110 BAUD	